ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 


Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 14/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
7. Functional description
7.1 ISP1760 internal architecture: advanced NXP slave host controller
and hub
The EHCI block and the Hi-Speed USB hub block are the main components of the
advanced NXP slave host controller.
The EHCI is the latest generation design, with improved data bandwidth. The EHCI in the
ISP1760 is adapted from
Universal Serial Bus Rev.
The internal Hi-Speed USB hub block replaces the companion host controller block used
in the original PCI Hi-Speed USB host controllers to handle full-speed and low-speed
modes. The hardware architecture in the ISP1760 is simplified to help reduce cost and
development time, by eliminating the additional work involved in implementing the OHCI
software required to support full-speed and low-speed modes.
Figure 4
EHCI that has an internal port, the root hub port (not available externally), on which the
internal hub is connected. The three external ports are always routed to the internal hub.
The internal hub is a Hi-Speed USB (USB 2.0) hub, including the TT.
Remark: The root hub must be enabled and the internal hub must be enumerated.
Enumerate the internal hub as if it is externally connected. For details, refer to
“Interfacing the ISP176x to the Intel PXA25x processor
At the host controller reset and initialization, the internal root hub port will be polled until a
new connection is detected, showing the connection of the internal hub.
The internal Hi-Speed USB hub is enumerated using a sequence similar to a standard
Hi-Speed USB hub enumeration sequence, and the polling on the root hub is stopped
because the internal Hi-Speed USB hub will never be disconnected. When enumerated,
the internal hub will report the three externally available ports.
ISP1760_4
Product data sheet
Ref. 2 “Enhanced Host Controller Interface Specification for
1.0”.
shows the internal architecture of the ISP1760. The ISP1760 implements the
Rev. 04 — 4 February 2008
ISP1760
Embedded Hi-Speed USB host controller
(AN10037)”.
© NXP B.V. 2008. All rights reserved.
Ref. 5
13 of 110