ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 


Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 39/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
Table 26.
ISO PTD Skip Map register (address 0134h) bit description
Bit
Symbol
Access
31 to 0
ISO_PTD_SKIP
R/W
_MAP[31:0]
When a bit in the PTD Skip Map is set to logic 1 that PTD will be skipped although its V bit
may be set. The information in that PTD is not processed. For example, NextPTDPointer
will not affect the order of processing of PTDs. The Skip bit should not normally be set on
the position indicated by NextPTDPointer.
8.2.9 ISO PTD Last PTD register
Table 27
Table 27.
ISO PTD Last PTD register (address 0138h) bit description
Bit
Symbol
Access
31 to 0
ISO_PTD_LAST
R/W
_PTD[31:0]
Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed
(checking V = 1) in that PTD category. Subsequently, the process will restart with the first
PTD of that group. This is useful to reduce the time in which all the PTDs, the respective
memory space, would be checked, especially if only a few PTDs are defined. The
LastPTD bit must be normally set to a higher position than any other position indicated by
the NextPTDPointer from an active PTD.
8.2.10 INT PTD Done Map register
The bit description of the register is given in
Table 28.
INT PTD Done Map register (address 0140h) bit description
Bit
Symbol
31 to 0
INT_PTD_DONE_
MAP[31:0]
This register represents a direct map of the done status of the 32 PTDs. The bit
corresponding to a certain PTD will be set to logic 1 as soon as that PTD execution is
completed. Reading the Done Map register will clear all the bits that are set to logic 1, and
the next reading will reflect the updated status of new executed PTDs.
8.2.11 INT PTD Skip Map register
Table 29
Table 29.
INT PTD Skip Map register (address 0144h) bit description
Bit
Symbol
Access
31 to 0
INT_PTD_SKIP
R/W
_MAP[31:0]
ISP1760_4
Product data sheet
Value
Description
FFFF FFFFh
ISO PTD Skip Map: Skip map for each of the 32 PTDs for the
ISO transfer.
shows the bit description of the ISO PTD Last PTD register.
Value
Description
0000 0000h
ISO PTD last PTD: Last PTD of the 32 PTDs is indicated by the 32
bitmap.
1h — One PTD in ISO
2h — Two PTDs in ISO
4h — Three PTDs in ISO
Access
Value
Description
R
0000 0000h INT PTD Done Map: Done map for each of the 32 PTDs for the
INT transfer
shows the bit description of the INT PTD Skip Map register.
Value
Description
FFFF FFFFh
INT PTD Skip Map: Skip map for each of the 32 PTDs for the INT
transfer
Rev. 04 — 4 February 2008
ISP1760
Embedded Hi-Speed USB host controller
Table
28.
© NXP B.V. 2008. All rights reserved.
38 of 110