ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 

Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 41/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
8.2.15 ATL PTD Last PTD register
The bit description of the ATL PTD Last PTD register is given in
Table 33.
ATL PTD Last PTD register (address 0158h) bit description
Bit
Symbol
Access Value
31 to 0
ATL_PTD_LAST
R/W
_PTD[31:0]
Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed
(checking V = 1) in that PTD category. Subsequently, the process will restart with the first
PTD of that group. This is useful to reduce the time in which all the PTDs, the respective
memory space, would be checked, especially if only a few PTDs are defined. The
LastPTD bit must normally be set to a higher position than any other position indicated by
the NextPTDPointer from an active PTD.
8.3 Configuration registers
8.3.1 HW Mode Control register
Table 34
Table 34.
HW Mode Control - Hardware Mode Control register (address 0300h) bit allocation
Bit
31
Symbol
ALL_ATX_
RESET
Reset
0
Access
R/W
R/W
Bit
23
Symbol
Reset
0
Access
R/W
R/W
Bit
15
Symbol
ANA_DIGI_
OC
Reset
0
Access
R/W
R/W
Bit
7
Symbol
reserved
DACK_
POL
Reset
0
Access
R/W
R/W
[1]
The reserved bits should always be written with the reset value.
ISP1760_4
Product data sheet
Description
0000 0000h ATL PTD Last PTD: Last PTD of the 32 PTDs as indicated by the 32
bitmap.
1h — One PTD in ATL
2h — Two PTDs in ATL
4h — Three PTDs in ATL
shows the bit allocation of the register.
30
29
28
0
0
0
R/W
R/W
22
21
20
reserved
0
0
0
R/W
R/W
14
13
12
reserved
0
0
0
R/W
R/W
6
5
4
DREQ_
reserved
POL
0
0
0
R/W
R/W
Rev. 04 — 4 February 2008
Embedded Hi-Speed USB host controller
Table
33.
27
26
25
[1]
reserved
0
0
0
R/W
R/W
R/W
19
18
17
[1]
0
0
0
R/W
R/W
R/W
11
10
9
[1]
0
0
0
R/W
R/W
R/W
3
2
1
[1]
INTR_POL
INTR_
LEVEL
0
0
0
R/W
R/W
R/W
ISP1760
24
0
R/W
16
0
R/W
8
DATA_BUS
_WIDTH
1
R/W
0
GLOBAL_
INTR_EN
0
R/W
© NXP B.V. 2008. All rights reserved.
40 of 110