ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 


Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 42/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
Table 35.
Bit
31
30 to 16
15
14 to 9
8
7
6
5
4 to 3
2
1
0
8.3.2 Chip ID register
Read this register to get the ID of the ISP1760. The upper word of the register contains
the hardware version number and the lower word contains the chip ID.
bit description of the register.
ISP1760_4
Product data sheet
HW Mode Control - Hardware Mode Control register (address 0300h) bit
description
Symbol
Description
ALL_ATX_RESET
All ATX Reset: For debugging purposes (not used normally).
1 — Enable reset, then write back logic 0
0 — No reset
-
reserved; write logic 0
ANA_DIGI_OC
Analog Digital Overcurrent: This bit selects analog or digital
overcurrent detection on pins OC1_N, OC2_N and OC3_N.
0 — Digital overcurrent
1 — Analog overcurrent
-
reserved; write logic 0
DATA_BUS_WIDTH
Data Bus Width:
0 — Defines a 16-bit data bus width
1 — Sets a 32-bit data bus width
-
reserved; write logic 0
DACK_POL
DACK Polarity:
1 — Indicates that the DACK input is active HIGH
0 — Indicates active LOW
DREQ_POL
DREQ Polarity:
1 — Indicates that the DREQ output is active HIGH
0 — Indicates active LOW
-
reserved; write logic 0
INTR_POL
Interrupt Polarity:
0 — Active LOW
1 — Active HIGH
INTR_LEVEL
Interrupt Level:
0 — INT is level triggered.
1 — INT is edge triggered. A pulse of certain width is generated.
GLOBAL_INTR_EN
Global Interrupt Enable: This bit must be set to logic 1 to
enable the IRQ signal assertion.
0 — IRQ assertion is disabled. IRQ will never be asserted,
regardless of other settings or IRQ events.
1 — IRQ assertion is enabled. IRQ will be asserted according to
the Interrupt Enable register, and events setting and occurrence.
Rev. 04 — 4 February 2008
ISP1760
Embedded Hi-Speed USB host controller
Table 36
© NXP B.V. 2008. All rights reserved.
shows the
41 of 110