ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 

Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 46/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
Bit
7
Symbol
Reset
0
Access
R/W
R/W
[1]
The reserved bits should always be written with the reset value.
Table 43.
Bit
31 to 3 -
2
1
0
8.3.7 ATL Done Timeout register
The bit description of the ATL Done Timeout register is given in
Table 44.
ATL Done Timeout register (address 0338h) bit description
Bit
Symbol
Access
31 to 0
ATL_DONE_
R/W
TIMEOUT[31:0]
8.3.8 Memory register
The Memory register contains the base memory read address and the respective bank.
This register needs to be set only before a first memory read cycle. Once written, the
address will be latched for the bank and will be incremented for every read of that bank,
until a new address for that bank is written to change the address pointer.
The bit description of the register is given in
ISP1760_4
Product data sheet
6
5
4
[1]
reserved
0
0
0
R/W
R/W
Buffer Status register (address 0334h) bit description
Symbol
Description
reserved
ISO_BUF_
ISO Buffer Filled:
FILL
1 — Indicates one of the ISO PTDs is filled, and the ISO PTD area will be
processed.
0 — Indicates there is no PTD in this area. Therefore, processing of the ISO
PTDs will completely be skipped.
INT_BUF_
INT Buffer Filled:
FILL
1 — Indicates one of the INT PTDs is filled, and the INT PTD area will be
processed.
0 — Indicates there is no PTD in this area. Therefore, processing of the INT
PTDs will completely be skipped.
ATL_BUF_
ATL Buffer Filled:
FILL
1 — Indicates one of the ATL PTDs is filled, and the ATL PTD area will be
processed.
0 — Indicates there is no PTD in this area. Therefore, processing of the ATL
PTDs will completely be skipped.
Value
Description
0000 0000h
ATL Done Timeout: This register determines the ATL done
time-out interrupt. This register defines the time-out in
milliseconds after which the ISP1760 asserts the INT line, if
enabled. It is applicable to ATL done PTDs only.
Rev. 04 — 4 February 2008
ISP1760
Embedded Hi-Speed USB host controller
3
2
1
ISO_BUF_
INT_BUF_
FILL
FILL
0
0
0
R/W
R/W
R/W
Table
44.
Table
45.
© NXP B.V. 2008. All rights reserved.
0
ATL_BUF_
FILL
0
R/W
45 of 110