ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 


Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 57/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
Table 63.
INT IRQ Mask AND register (address 0328h) bit description
Bit
Symbol
Access
31 to 0
INT_IRQ_MASK
R/W
_AND[31:0]
8.4.8 ATL IRQ Mask AND register
Each bit of this register corresponds to one of the 32 ATL PTDs defined, and is a
hardware IRQ mask for each PTD done map. For details, see
Table 64
Table 64.
ATL IRQ Mask AND register (address 032Ch) bit description
Bit
Symbol
Access
31 to 0
ATL_IRQ_MASK
R/W
_AND[31:0]
9. Philips Transfer Descriptor (PTD)
The standard EHCI data structures as described in
Interface Specification for Universal Serial Bus Rev. 1.0”
operation that is managed by the hardware state machine.
The PTD structures of the ISP1760 are translations of the EHCI data structures that are
optimized for the ISP1760. It, however, still follows the basic EHCI architecture. This
optimized form of EHCI data structures is necessary because the ISP1760 is a slave host
controller and has no bus master capability.
EHCI manages schedules in two lists: periodic and asynchronous. The data structures
are designed to provide the maximum flexibility required by USB, minimize memory traffic,
and reduce hardware and software complexity. The ISP1760 controller executes
transactions for devices by using a simple shared-memory schedule. This schedule
consists of data structures organized into three lists.
qISO — Isochronous transfer
qINTL — Interrupt transfer
qATL — Asynchronous transfer; for the control and bulk transfers
The system software maintains two lists for the host controller: periodic and
asynchronous.
The ISP1760 has a maximum of 32 ISO, 32 INTL and 32 ATL PTDs. These PTDs are
used as channels to transfer data from the shared memory to the USB bus. These
channels are allocated and de-allocated on receiving the transfer from the core USB
driver.
ISP1760_4
Product data sheet
Value
Description
0000 0000h INT IRQ Mask AND: Represents a direct map for INT PTDs 31 to 0.
0 — No OR condition defined between INT PTDs.
1 — The bits corresponding to certain PTDs are set to logic 1 to
define a certain AND condition between the 32 INT PTDs.
shows the bit description of the register.
Value
Description
0000 0000h ATL IRQ Mask AND: Represents a direct map for ATL PTDs 31 to 0.
0 — No OR condition defined between ATL PTDs.
1 — The bits corresponding to certain PTDs are set to logic 1 to
define a certain AND condition between the 32 ATL PTDs.
Rev. 04 — 4 February 2008
ISP1760
Embedded Hi-Speed USB host controller
Section
7.4.
Ref. 2 “Enhanced Host Controller
are optimized for the bus master
© NXP B.V. 2008. All rights reserved.
56 of 110