ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 


Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 69/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
Table 70.
High-speed interrupt IN and OUT: bit description
Bit
Symbol
Access
DW7
63 to 52
INT_IN_7[11:0]
HW — writes
51 to 40
INT_IN_6[11:0]
HW — writes
39 to 32
INT_IN_5[11:4]
HW — writes
DW6
31 to 28
INT_IN_5[3:0]
HW — writes
27 to 16
INT_IN_4[11:0]
HW — writes
15 to 4
INT_IN_3[11:0]
HW — writes
3 to 0
INT_IN_2[11:8]
HW — writes
DW5
63 to 56
INT_IN_2[7:0]
HW — writes
55 to 44
INT_IN_1[11:0]
HW — writes
43 to 32
INT_IN_0[11:0]
HW — writes
DW4
31 to 29
Status7[2:0]
HW — writes
28 to 26
Status6[2:0]
HW — writes
25 to 23
Status5[2:0]
HW — writes
22 to 20
Status4[2:0]
HW — writes
19 to 17
Status3[2:0]
HW — writes
16 to 14
Status2[2:0]
HW — writes
13 to 11
Status1[2:0]
HW — writes
10 to 8
Status0[2:0]
HW — writes
7 to 0
SA[7:0]
SW — writes
(0
HW — writes
(1
After
processing
ISP1760_4
Product data sheet
Value
Description
-
Bytes received during SOF7, if SA[7] is set to 1 and frame number
is correct.
-
Bytes received during SOF6, if SA[6] is set to 1 and frame number
is correct.
-
Bytes received during SOF5 (bits 11 to 4), if SA[5] is set to 1 and
frame number is correct.
-
Bytes received during SOF5 (bits 3 to 0), if SA[5] is set to 1 and
frame number is correct.
-
Bytes received during SOF4, if SA[4] is set to 1 and frame number
is correct.
-
Bytes received during SOF3, if SA[3] is set to 1 and frame number
is correct.
-
Bytes received during SOF2 (bits 11 to 8), if SA[2] is set to 1 and
frame number is correct.
-
Bytes received during SOF2 (bits 7 to 0), if SA[2] is set to 1 and
frame number is correct.
-
Bytes received during SOF1, if SA[1] is set to 1 and frame number
is correct.
-
Bytes received during SOF0, if SA[0] is set to 1 and frame number
is correct.
-
INT IN or OUT status of SOF7
-
INT IN or OUT status of SOF6
-
INT IN or OUT status of SOF5
-
INT IN or OUT status of SOF4
-
INT IN or OUT status of SOF3
-
INT IN or OUT status of SOF2
-
INT IN or OUT status of SOF1
-
Status of the payload on the USB bus for this SOF after INT has
been delivered.
Bit 0 — Transaction error (IN and OUT)
Bit 1 — Babble (IN token only)
Bit 2 — Underrun (OUT token only)
-
When the frame number of bits DW2[7:3] match the frame number of
1)
the USB bus, these bits are checked for 1 before they are sent for
SOF. For example: When SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1: send INT
for every SOF of the entire millisecond. When SA[7:0] = 0, 1, 0, 1,
0)
0, 1, 0, 1: send INT for SOF0, SOF2, SOF4 and SOF6. When
SA[7:0] = 1, 0, 0, 0, 1, 0, 0, 0: send INT for every fourth SOF.
Rev. 04 — 4 February 2008
ISP1760
Embedded Hi-Speed USB host controller
© NXP B.V. 2008. All rights reserved.
68 of 110