ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 

Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 70/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
Table 70.
High-speed interrupt IN and OUT: bit description
Bit
Symbol
Access
DW3
63
A
HW — writes
SW — writes
62
H
HW — writes
61 to 58
reserved
-
57
DT
HW — writes
SW — writes
56 to 55
Cerr[1:0]
HW — writes
SW — writes
54 to 47
reserved
-
46 to 32
NrBytes
HW — writes
Transferred
[14:0]
DW2
31 to 24
reserved
-
23 to 8
DataStart
SW — writes
Address[15:0]
7 to 0
Frame[7:0]
SW — writes
DW1
63 to 47
reserved
-
46
S
SW — writes
45 to 44
EPType[1:0]
SW — writes
43 to 42
Token[1:0]
SW — writes
41 to 35
DeviceAddress
SW — writes
[6:0]
34 to 32
EndPt[3:1]
SW — writes
DW0
31
EndPt[0]
SW — writes
ISP1760_4
Product data sheet
Embedded Hi-Speed USB host controller
…continued
Value
Description
-
Active: Write the same value as that in V.
-
Halt: Transaction is halted.
-
-
-
Data Toggle: Set the Data Toggle bit to start the PTD. Software
writes the current transaction toggle value. Hardware writes the next
transaction toggle value.
-
Error Counter. This field corresponds to the Cerr[1:0] field in the TD.
The default value of this field is zero for isochronous transactions.
-
-
-
Number of Bytes Transferred: This field indicates the number of
bytes sent or received for this transaction. If Mult[1:0] is greater than
one, it is possible to store intermediate results in this field.
-
-
-
Data Start Address: This is the start address for data that will be
sent or received on or from the USB bus. This is the internal memory
address and not the direct CPU address.
RAM address = (CPU address
-
Bits 7 to 3 represent the polling rate in milliseconds.
The INT polling rate is defined as 2
When b is 1, 2, 3 or 4, use SA to define polling because the rate is
equal to or less than 1 ms. Bits 7 to 3 are set to 0. Polling checks SA
bits for SOF rates. See
-
-
-
This bit indicates if a split transaction has to be executed:
0 — High-speed transaction
1 — Split transaction
-
Endpoint type:
11 — Interrupt
-
Token: This field indicates the token PID for this transaction:
00 — OUT
01 — IN
-
Device Address: This is the USB address of the function containing
the endpoint that is referred to by the buffer.
-
Endpoint: This is the USB address of the endpoint within the
function.
-
Endpoint: This is the USB address of the endpoint within the
function.
Rev. 04 — 4 February 2008
ISP1760
400h) / 8
(b
1)
SOF, where b is 1 to 9.
Table
71.
© NXP B.V. 2008. All rights reserved.
69 of 110