CDP68HC68P1E Intersil, CDP68HC68P1E Datasheet

no-image

CDP68HC68P1E

Manufacturer Part Number
CDP68HC68P1E
Description
Manufacturer
Intersil
Datasheet

Specifications of CDP68HC68P1E

Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Mounting
Through Hole
Pin Count
16
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CDP68HC68P1E
Manufacturer:
INTEL
Quantity:
1 080
Part Number:
CDP68HC68P1E
Manufacturer:
HARRIS
Quantity:
20 000
CMOS Serial 8-Bit Input/Output Port
The CDP68HC68P1 is a serially addressed 8-bit
Input/Output port that allows byte or individual bit control. It
consists of three registers, an output buffer and control logic.
Data is shifted in and out of the device via shift register that
utilizes the SPI (Serial Peripheral Interface) bus. The I/O port
data flow is controlled by the Data Direction Register and
data is stored in the Data Register that outputs or senses the
logic levels at the buffered I/O pins. All inputs, including the
serial interface are Schmitt triggered. This device also
features a compare function that compares the data register
and port pin values for 4 programmable conditions and sets
a software accessible flag if the condition is satisfied. The
user also has the option of bit-set or bit-clear when writing to
the data register.
Ordering Information
CDP68HC68P1E
CDP68HC68P1M
PART NUMBER
RANGE (
-55 to 85
-55 to 85
TEMP.
®
1
o
C)
16 Ld PDIP
16 Ld SOIC
Data Sheet
PACKAGE
E16.3
M16.15
PKG.
NO.
1-888-INTERSIL or 321-724-7143
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Fully Static Operation
• Operating Voltage Range 3-6V
• Compatible with Intersil/Motorola SPI Bus
• 2 External Address Pins Tied to V
• Versatile Bit-Set and Bit-Clear Capability
• Accepts Either SCK Clock Polarity - SCK Voltage Level is
• All Inputs are Schmitt-Trigger
• 8-Bit I/O Port - Each Bit can be Individually Programmed
• Programmable On Board Comparator
• Simultaneous Transfer of Compare Information to CPU
Pinout
4 Devices to Share the Same Chip Enable
Latched When Chip Enable Goes Active
as an Input or Output Via an 8-Bit Data Direction Register
During Read or Write - Separate Access Not Required
September 2003
All other trademarks mentioned are the property of their respective owners.
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
MISO
MOSI
SCK
V
ID
ID
DO
Copyright © Intersil Americas Inc. 2003. All Rights Reserved.
CE
SS
0
1
1
2
3
4
5
6
7
8
CDP68HC68P1
(PDIP, SOIC)
TOP VIEW
CDP68HC68P1
DD
16
15
14
13
12
11
10
9
or V
V
D1
D2
D3
D4
D5
D6
D7
DD
SS
to Allow Up to
FN1858.3

Related parts for CDP68HC68P1E

CDP68HC68P1E Summary of contents

Page 1

... The user also has the option of bit-set or bit-clear when writing to the data register. Ordering Information TEMP. o PART NUMBER RANGE ( C) PACKAGE CDP68HC68P1E - PDIP CDP68HC68P1M - SOIC 1 September 2003 Features • Fully Static Operation • Operating Voltage Range 3-6V • ...

Page 2

MOSI CE SCK DATA OUT Pin Descriptions Chip identify pins, normally tied The 4 possible combinations of these pins allow 4 I/Os to share a common chip enable. ...

Page 3

Absolute Maximum Ratings DC Supply Voltage Range -0.5V to +7V DD (Voltage Referenced to V Terminal) SS Input Voltage Range, All ...

Page 4

Static Electrical Specifications PARAMETER Output Voltage Input Voltage Positive Trigger Threshold Negative Trigger Threshold Hysteresis Input Voltage MOSI, SCK Positive Trigger Threshold Negative Trigger Threshold Hysteresis Input Leakage Current Standby ...

Page 5

Waveforms MISO HI Z MOSI X C07 C06 t DVCV SCK t EVCV MOSI X C07 C06 MISO SCK t EVCV CE SHIFT INTERNAL SCK (CPOL = 1) CE SHIFT INTERNAL SCK ...

Page 6

Addressing the Single Port I/O). Each bit of the data register may be individually programmed as an input or output. A logic ...

Page 7

Addressing the Single Port I/O The Serial Peripheral Interface (SPI) utilized by the I/O Port is a serial synchronous bus for control and data transfers. It consists of a SCK clock input pin that shifts data out of the I/O ...

Page 8

Dual-In-Line Plastic Packages (PDIP INDEX N/2 AREA -B- -A- D BASE PLANE -C- SEATING PLANE 0.010 (0.25 NOTES: 1. Controlling Dimensions: INCH. In case of conflict between ...

Page 9

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Related keywords