NQ5000P S L9TN Intel, NQ5000P S L9TN Datasheet - Page 203
NQ5000P S L9TN
Manufacturer Part Number
NQ5000P S L9TN
Description
Manufacturer
Intel
Datasheet
1.NQ5000P_S_L9TN.pdf
(530 pages)
Specifications of NQ5000P S L9TN
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
- Current page: 203 of 530
- Download datasheet (5Mb)
Register Description
3.9.16
Table 3-44. FB-DIMM to Host Double Config Mux Select
3.9.17
3.9.18
Intel® 5000P/5000V/5000Z Chipset Memory Controller Hub (MCH) Datasheet
GRFBDTOHOSTDBLCFG: FB-DIMM To Host Double
Configuration
This register provides valid signals to assert data in the FB-DIMM side for various
gearing ratios. This primarily affects the Northbound data path of the 4:5 config and
determines when both the lanes in core contain valid FB-DIMM data.
a. For 4:5 gear ratio, software should use either conservative or aggressive mode for all the
b. Ignored by MGr registers in the 5:4 mode.
Summary of Memory Gearing Register operating modes
DRTA - DRAM Timing Register A
This register defines timing parameters for all DDR2 SDRAMs in the memory
subsystem. The parameters for these devices are obtained by serial presence detect.
This register must be set to provide timings that satisfy the specifications of all DRAMs
detected. For example, if DRAMs present have different TRCs, the maximum should be
used to program this register. Consult the JEDEC DDR2 DRAM specifications for the
technology of the devices in use.
Notes:
Device:
Function:
Offset:
Version:
• FBDTOHOSTGRCFG1, GRFBDVLDCFG, and GRFBDTOHOSTDBLCFG are used only in
• GRBUBBLECFG is only used in 5:4 mode.
• GRHOSTFULLCFG is used in both 4:5 and 5:4 modes.
• FBDTOHOSTGRCFG0 and HOSTTOFBDGRCFG are used in 4:5, 5:4, AND 1:1 modes.
FSB:Memory Frequency
7:0
respective memory gearing registers (no mix and match).
Bit
4:5 mode.
RWST
333:333
267:267
400:400
333:267
267:333
267:333
Attr
16
1
16Fh
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
Default
0h
FBDHSTDBLMUX: FB-DIMM to Host Double Mux Selector
Configures when both data lines are valid according to
primarily affect the 4:5 gearing ratio.
4:5 (conservative)
4:5 (aggressive)
Gear Ratio
1:1
5:4
a
Description
Value
00h
00h
08h
04h
b
Table
3-44. This
203
Related parts for NQ5000P S L9TN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
5000P Memory Controller Hub (MCH)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: