NQ5000P S L9TN Intel, NQ5000P S L9TN Datasheet - Page 93
NQ5000P S L9TN
Manufacturer Part Number
NQ5000P S L9TN
Description
Manufacturer
Intel
Datasheet
1.NQ5000P_S_L9TN.pdf
(530 pages)
Specifications of NQ5000P S L9TN
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
- Current page: 93 of 530
- Download datasheet (5Mb)
Register Description
3.8.3.2
3.8.3.3
3.8.3.4
Intel® 5000P/5000V/5000Z Chipset Memory Controller Hub (MCH) Datasheet
AMR - AMB Memory Mapped Registers Region Range Register
AMBSELECT - AMB Switching Window Select Register
MAXCH - Maximum Channel Number Register
Device:
Function:
Offset:
Version:
39:17
16:0
Device:
Function:
Offset:
Version:
31:0
Device:
Function:
Offset:
Version:
15:9
8:7
6:3
2:0
Device:
Function:
Offset:
Version:
Bit
Bit
Bit
7:0
Bit
RW
RV
RV
RW
RW
RW
RW
Attr
Attr
Attr
Attr
RO
16
0
48h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
16
0
50h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
16
0
54h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
16
0
56h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset,
007F00h
0h
0002_0000h AMBASE_Region_Size:
0h
0h
0h
0h
Default
Default
Default
Default
04h
The size of AMB memory mapped register region in bytes. For MCH, the value
is 128 KB: 2 KB per AMB for a total of 16 AMB per channel, 32 KB per FB-DIMM
channel for a total of four channels.
Reserved
Channel_Select:
Specify the FB-DIMM channel being accessed via bus 0, device 9, function 0 for
SM Bus and JTAG only.
AMB_Select:
Specify the AMB slot being accessed via bus 0, device 9, function 0 for SM Bus
and JTAG only.
Function_Select:
Specify the function being accessed via bus 0, device 9, function 0 for SM Bus
and JTAG only.
Maximum_number_channels:
Set by hardware to indicate the maximum number of FB-DIMM channels that
MCH supports.
AMBASE:
This marks the 128KB memory-mapped registers region used for
accessing AMB registers. It can be placed as MMIO region within the
physical limits of the system. Since the MCH uses only 40-bit
addressable space, hence only bits 39:17 are valid. The default base
address is at: 0xFE00_0000. This field could be relocated by software.
Reserved
Description
Description
Description
Description
93
Related parts for NQ5000P S L9TN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
5000P Memory Controller Hub (MCH)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: