74HCT423DB-T NXP Semiconductors, 74HCT423DB-T Datasheet
74HCT423DB-T
Specifications of 74HCT423DB-T
Related parts for 74HCT423DB-T
74HCT423DB-T Summary of contents
Page 1
Dual retriggerable monostable multivibrator with reset Rev. 03 — 24 July 2008 1. General description 74HC423; 74HCT423 are high-speed Si-gate CMOS devices that are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with ...
Page 2
... Ordering information Type number Package Temperature range Name 74HC423N +125 C 74HCT423N 74HC423D +125 C 74HCT423D 74HC423BQ +125 C 74HCT423BQ 74HCT423DB +125 C 74HCT423PW +125 C 4. Functional diagram Fig 1. Functional Diagram 74HC_HCT423_3 Product data sheet Dual retriggerable monostable multivibrator with reset Description DIP16 plastic dual in-line package; 16 leads (300 mil) SO16 plastic small outline package ...
Page 3
... NXP Semiconductors 1RD 11 2RD Fig 2. Logic symbol Fig 4. Logic diagram 74HC_HCT423_3 Product data sheet Dual retriggerable monostable multivibrator with reset 1CEXT 14 2CEXT 6 1REXT/CEXT 15 2REXT/CEXT 001aah797 Fig Rev. 03 — 24 July 2008 74HC423; 74HCT423 RCX 1 & RCX 9 & 001aah798 IEC Logic symbol 001aah799 © ...
Page 4
... NXP Semiconductors 5. Pinning information 5.1 Pinning 74HC423 74HCT423 1RD 2CEXT 6 2REXT/CEXT 7 GND 8 001aah785 Fig 5. Pin configuration DIP16, SO16 and (T)SSOP16 5.2 Pin description Table 2. Pin description Symbol 1A, 2A 1B, 2B 1RD, 2RD 1Q, 2Q GND 1Q, 2Q 1CEXT, 2CEXT 1REXT/CEXT, 2REXT/CEXT V CC 74HC_HCT423_3 ...
Page 5
... NXP Semiconductors 6. Functional description [1] Table 3. Function table Input nRD [ HIGH voltage level LOW voltage level don’t care; = LOW-to-HIGH transition; = HIGH-to-LOW transition; = one HIGH level output pulse; = one LOW level output pulse. [2] If the monostable multivibrator was triggered before this condition was established, the pulse will continue as programmed. ...
Page 6
... NXP Semiconductors 8. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter V supply voltage CC V input voltage I V output voltage O T ambient temperature amb t/ V input transition rise and fall rate 9. Static characteristics Table 6. Static characteristics At recommended operating conditions ...
Page 7
... NXP Semiconductors Table 6. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions C input capacitance I 74HCT423 V HIGH-level input voltage V LOW-level input voltage V HIGH-level output voltage V LOW-level output voltage I input leakage current I supply current additional supply per input pin; V ...
Page 8
... NXP Semiconductors 10. Dynamic characteristics Table 7. Dynamic characteristics GND = 0 V; test circuit see Figure Symbol Parameter Conditions 74HC423 t propagation nQ delay pF; see EXT nRD nQ; see transition time see Figure pulse width nA input LOW; see input HIGH; see nRD input LOW; see HIGH or nQ LOW ...
Page 9
... NXP Semiconductors Table 7. Dynamic characteristics GND = 0 V; test circuit see Figure Symbol Parameter Conditions R external timing V = 2.0 V; see EXT CC resistor external timing V = 5.0 V; see EXT CC capacitor C power per package dissipation capacitance 74HCT423 t propagation nQ delay pF; see EXT nRD nQ pF; see EXT ...
Page 10
... NXP Semiconductors Table 7. Dynamic characteristics GND = 0 V; test circuit see Figure Symbol Parameter Conditions C power per package dissipation capacitance [ the same as t and PHL PLH [ the same as t and THL TLH [3] For other R and C combinations see EXT EXT (typ.), where: W EXT ...
Page 11
... NXP Semiconductors 11. Waveforms input V M GND input GND V I nRD input GND t PLH output PHL output Measurement points are given in V and V are typical voltage output levels that occur with the output load Fig 7. Pulse widths, propagation delays from inputs (nA, nB, nRD) to outputs (nQ, nQ) and output transition times Table 8 ...
Page 12
... NXP Semiconductors (ns 5.0 V and amb ( 100 k . EXT ( EXT ( EXT ( EXT Fig 8. Typical output pulse width as a function of the external capacitor values nB input nA input nQ output nRD = HIGH. Fig 10. Output pulse control using retrigger pulse (t 74HC_HCT423_3 Product data sheet Dual retriggerable monostable multivibrator with reset 001aaa611 0 ...
Page 13
... NXP Semiconductors nB input nRD input nQ output nA = LOW. Fig 11. Output pulse control using reset input nRD Test data is given in Table Definitions for test circuit Termination resistance should be equal to output impedance Load capacitance including jig and probe capacitance. L Fig 12. Test circuit for measuring switching times Table 9 ...
Page 14
... NXP Semiconductors 12. Application information 12.1 Timing component connections The basic output pulse width is essentially determined by the values of the external timing components R (1) For minimum noise generation it is recommended that the nCEXT pins (6, 14) are connected to ground externally to the GND pin (8). ...
Page 15
... NXP Semiconductors Fig 14. Power-up output pulse elimination circuit 12.3 Power-down considerations A large capacitor C the capacitor’s stored energy. When a system containing this device is powered-down or a rapid decrease of V capacitor discharging through the input protection diodes. To avoid this possibility, use a damping diode D large current surges and connect as shown in Fig 15 ...
Page 16
... NXP Semiconductors 13. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions UNIT max. min. max. mm 4.2 0.51 3.2 inches 0.17 0.02 0.13 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. ...
Page 17
... NXP Semiconductors SO16: plastic small outline package; 16 leads; body width 3 pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. 0.25 1.45 mm 1.75 0.25 0.10 1.25 0.010 0.057 inches 0.069 0.01 0.004 0.049 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. ...
Page 18
... NXP Semiconductors DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm terminal 1 index area terminal 1 index area DIMENSIONS (mm are the original dimensions) (1) A UNIT max. 0.05 0. 0.2 0.00 0.18 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. ...
Page 19
... NXP Semiconductors SSOP16: plastic shrink small outline package; 16 leads; body width 5 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. 0.21 1. 0.25 0.05 1.65 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION IEC SOT338-1 Fig 19. Package outline SOT338-1 (SSOP16) ...
Page 20
... NXP Semiconductors TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...
Page 21
... Dual retriggerable monostable multivibrator with reset Data sheet status Product data sheet • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Section 3 “Ordering information” ...
Page 22
... Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...
Page 23
... NXP Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 4 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 6 Functional description . . . . . . . . . . . . . . . . . . . 5 7 Limiting values Recommended operating conditions Static characteristics Dynamic characteristics . . . . . . . . . . . . . . . . . . 8 11 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 12 Application information 12.1 Timing component connections . . . . . . . . . . . 14 12 ...