LFXP2-40E-6FN672C | |
|---|---|
| Manufacturer Part Number | LFXP2-40E-6FN672C |
| Description | IC DSP 40KLUTS 540I/O 672FPBGA |
| Manufacturer | Lattice |
| LFXP2-40E-6FN672C datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-40E-6FN672C | |||
|---|---|---|---|
| Number Of Logic Elements/cells | * | Number Of Labs/clbs | * |
| Total Ram Bits | 906240 | Number Of I /o | 540 |
| Number Of Gates | - | Voltage - Supply | 1.14 V ~ 1.26 V |
| Mounting Type | * | Operating Temperature | 0°C ~ 85°C |
| Package / Case | * | Lead Free Status / Rohs Status | Lead free / RoHS Compliant |
| Other names | 220-1129 | ||
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
PrevNext
Lattice Semiconductor
For further information on the sysMEM EBR block, please see TN1137,
EBR Asynchronous Reset
EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the
reset is applied and released a clock cycle after the low-to-high transition of the reset signal, as shown in Figure 2-18.
The GSR input to the EBR is always asynchronous.
Figure 2-18. EBR Asynchronous Reset (Including GSR) Timing Diagram
If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after
the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f
release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.
If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during
device Wake Up must occur before the release of the device I/Os becoming active.
These instructions apply to all EBR RAM and ROM implementations.
Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.
sysDSP™ Block
The LatticeXP2 family provides a sysDSP block making it ideally suited for low cost, high performance Digital Sig-
nal Processing (DSP) applications. Typical functions used in these applications include Bit Correlators, Fast Fourier
Transform (FFT) functions, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/Decoder, Turbo Encoder/
Decoder and Convolutional Encoder/Decoder. These complex signal processing functions use similar building
blocks such as multiply-adders and multiply-accumulators.
sysDSP Block Approach Compare to General DSP
Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with
fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by
higher clock speeds. The LatticeXP2 family, on the other hand, has many DSP blocks that support different data-
widths. This allows the designer to use highly parallel implementations of DSP functions. The designer can opti-
mize the DSP performance vs. area by choosing appropriate levels of parallelism. Figure 2-19 compares the fully
serial and the mixed parallel and serial implementations.
Reset
Clock
Clock
Enable
2-18
Architecture
LatticeXP2 Family Data Sheet
LatticeXP2 Memory Usage
Guide.
(EBR clock). The reset
MAX
Related parts for LFXP2-40E-6FN672C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
 LFXP2-40E-5FN672C |
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-672 | LATTICE SEMICONDUCTOR |
|
|
LFXP2-40E-5FN484C |
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-484 | LATTICE SEMICONDUCTOR |
|
 LFXP2-40E-5FN484I |
CPLD - Complex Programmable Logic Devices Complex Programmable Logic Devices | Lattice |
|
|
LFXP2-40E-6FN484C |
IC DSP 40KLUTS 363I/O 484FPBGA | Lattice |
|
|
LFXP2-40E-5FN672I |
IC DSP 40KLUTS 540I/O 672FPBGA | Lattice |
|
|
LFXP2-40E-5F484I |
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
LFXP2-40E-6F484I |
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
LFXP2-40E-6FN484I |
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
LFXP2-40E-7FN484C |
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
LFXP2-40E-7FN672C |
IC FPGA 40KLUTS 540I/O 672-BGA | Lattice |
|
|
LFXP2-40E-6FN672I |
IC FPGA 40KLUTS 672FPBGFA | Lattice | |
 LFE2M20E-6FN484C |
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
LFEC10E-3F484C |
FPGA LatticeEC Family 10200 Cells 340MHz 130nm (CMOS) Technology 1.2V 484-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
LFEC3E-3FN256C |
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
LFEC6E-3F256C |
FPGA LatticeEC Family 6100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA | LATTICE SEMICONDUCTOR |
|
