LFXP2-40E-6FN672C

Manufacturer Part NumberLFXP2-40E-6FN672C
DescriptionIC DSP 40KLUTS 540I/O 672FPBGA
ManufacturerLattice
LFXP2-40E-6FN672C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of LFXP2-40E-6FN672C

Number Of Logic Elements/cells*Number Of Labs/clbs*
Total Ram Bits906240Number Of I /o540
Number Of Gates-Voltage - Supply1.14 V ~ 1.26 V
Mounting Type*Operating Temperature0°C ~ 85°C
Package / Case*Lead Free Status / Rohs StatusLead free / RoHS Compliant
Other names220-1129  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
Page 32/92

Download datasheet (2Mb)Embed
PrevNext
Lattice Semiconductor
shows the diagram using this gearbox function. For more information on this topic, see TN1138,
Speed I/O
Interface.
Figure 2-27. Output and Tristate Block
TD
Tristate Logic
ONEG1
OPOS1
Q
ONEG0
D
*
D-Type
OPOS0
Q
D
*
D-Type
CLKA
Clock Transfer
Registers
ECLK1
ECLK2
CLK1
(CLKA)
DQSXFER
TD
Tristate Logic
ONEG1
OPOS1
Q
ONEG0
D
D-Type*
OPOS0
D
Q
D-Type*
CLKB
Clock Transfer
Registers
ECLK1
ECLK2
CLK1
(CLKB)
DQSXFER
* Shared with input register
0
0
1
1
0
Q
D
0
1
Latch
1
0
0
1
1
D
Q
Latch
0
0
1
1
Note: Simplified version does not show CE and SET/RESET details
2-29
Architecture
LatticeXP2 Family Data Sheet
LatticeXP2 High
D
Q
0
D-Type
1
/LATCH
0
1
0
1
D
Q
D
Q
D-Type
Latch
DDR Output
D
Q
Registers
D-Type
/LATCH
0
1
0
1
D
Q
D
Q
D-Type
Latch
Programmable
Control
Output Logic
True PIO (A) in LVDS I/O Pair
Comp PIO (B) in LVDS I/O Pair
Q
D
0
D-Type
1
/LATCH
0
1
0
1
Q
Q
D
D
D-Type
Latch
Q
D
D-Type
DDR Output
/LATCH
Registers
0
1
0
1
D
Q
D
Q
Latch
D-Type
Programmable
Control
Output Logic
TO
DO
TO
DO