LFXP2-40E-6FN672C

Manufacturer Part NumberLFXP2-40E-6FN672C
DescriptionIC DSP 40KLUTS 540I/O 672FPBGA
ManufacturerLattice
LFXP2-40E-6FN672C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of LFXP2-40E-6FN672C

Number Of Logic Elements/cells*Number Of Labs/clbs*
Total Ram Bits906240Number Of I /o540
Number Of Gates-Voltage - Supply1.14 V ~ 1.26 V
Mounting Type*Operating Temperature0°C ~ 85°C
Package / Case*Lead Free Status / Rohs StatusLead free / RoHS Compliant
Other names220-1129  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
Page 33/92

Download datasheet (2Mb)Embed
PrevNext
Architecture
Lattice Semiconductor
LatticeXP2 Family Data Sheet
Tristate Register Block
The tristate register block provides the ability to register tri-state control signals from the core of the device before
they are passed to the sysIO buffers. The block contains a register for SDR operation and an additional latch for
DDR operation. Figure 2-27 shows the Tristate Register Block with the Output Block
In SDR mode, ONEG1 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as D-
type or latch. In DDR mode, ONEG1 and OPOS1 are fed into registers on the positive edge of the clock. Then in
the next clock the registered OPOS1 is latched. A multiplexer running off the same clock cycle selects the correct
register for feeding to the output (D0).
Control Logic Block
The control logic block allows the selection and modification of control signals for use in the PIO block. A clock sig-
nal is selected from general purpose routing, ECLK1, ECLK2 or a DQS signal (from the programmable DQS pin)
and is provided to the input register block. The clock can optionally be inverted.
DDR Memory Support
PICs have additional circuitry to allow implementation of high speed source synchronous and DDR memory inter-
faces.
PICs have registered elements that support DDR memory interfaces. Interfaces on the left and right edges are
designed for DDR memories that support 16 bits of data, whereas interfaces on the top and bottom are designed
for memories that support 18 bits of data. One of every 16 PIOs on the left and right and one of every 18 PIOs on
the top and bottom contain delay elements to facilitate the generation of DQS signals. The DQS signals feed the
DQS buses which span the set of 16 or 18 PIOs. Figure 2-28 and Figure 2-29 show the DQS pin assignments in
each set of PIOs.
The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Addi-
tional detail is provided in the Signal Descriptions table. The DQS signal from the bus is used to strobe the DDR
data from the memory into input register blocks. For additional information on using DDR memory support please
see TN1138,
LatticeXP2 High Speed I/O
Interface.
2-30

Related parts for LFXP2-40E-6FN672C

Part Number DescriptionManufacturer Datasheet
LFXP2-40E-5FN672C  LFXP2-40E-5FN672C IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-672 LATTICE SEMICONDUCTOR
LFXP2-40E-5FN484C  LFXP2-40E-5FN484C IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-484 LATTICE SEMICONDUCTOR
  LFXP2-40E-5FN484I CPLD - Complex Programmable Logic Devices Complex Programmable Logic Devices Lattice
  LFXP2-40E-6FN484C IC DSP 40KLUTS 363I/O 484FPBGA Lattice
  LFXP2-40E-5FN672I IC DSP 40KLUTS 540I/O 672FPBGA Lattice
  LFXP2-40E-5F484I IC FPGA 40KLUTS 363I/O 484-BGA Lattice
  LFXP2-40E-6F484I IC FPGA 40KLUTS 363I/O 484-BGA Lattice
  LFXP2-40E-6FN484I IC FPGA 40KLUTS 363I/O 484-BGA Lattice
  LFXP2-40E-7FN484C IC FPGA 40KLUTS 363I/O 484-BGA Lattice
  LFXP2-40E-7FN672C IC FPGA 40KLUTS 540I/O 672-BGA Lattice
  LFXP2-40E-6FN672I IC FPGA 40KLUTS 672FPBGFA Lattice
  LFE2M20E-6FN484C FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA LATTICE SEMICONDUCTOR
  LFEC10E-3F484C FPGA LatticeEC Family 10200 Cells 340MHz 130nm (CMOS) Technology 1.2V 484-Pin FBGA LATTICE SEMICONDUCTOR
  LFEC3E-3FN256C FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA LATTICE SEMICONDUCTOR
  LFEC6E-3F256C FPGA LatticeEC Family 6100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA LATTICE SEMICONDUCTOR