LFXP2-40E-6FN672C | |
|---|---|
| Manufacturer Part Number | LFXP2-40E-6FN672C |
| Description | IC DSP 40KLUTS 540I/O 672FPBGA |
| Manufacturer | Lattice |
| LFXP2-40E-6FN672C datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-40E-6FN672C | |||
|---|---|---|---|
| Number Of Logic Elements/cells | * | Number Of Labs/clbs | * |
| Total Ram Bits | 906240 | Number Of I /o | 540 |
| Number Of Gates | - | Voltage - Supply | 1.14 V ~ 1.26 V |
| Mounting Type | * | Operating Temperature | 0°C ~ 85°C |
| Package / Case | * | Lead Free Status / Rohs Status | Lead free / RoHS Compliant |
| Other names | 220-1129 | ||
PrevNext
Lattice Semiconductor
BLVDS
The LatticeXP2 devices support the BLVDS standard. This standard is emulated using complementary LVCMOS
outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when
multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one
possible solution for bi-directional multi-point differential signals.
Figure 3-2. BLVDS Multi-point Output Example
Heavily loaded backplane, effective Zo ~ 45 to 90 ohms differential
2.5V
R
=
S
90 ohms
16mA
45-90
ohms
2.5V
16mA
R
= 90 ohms
S
R
= 90 ohms
S
+
-
Table 3-2. BLVDS DC Conditions
Parameter
V
Output Driver Supply (+/- 5%)
CCIO
Z
Driver Impedance
OUT
R
Driver Series Resistor (+/- 1%)
S
R
Driver Parallel Resistor (+/- 1%)
TL
R
Receiver Termination (+/- 1%)
TR
V
Output High Voltage (After R
OH
V
Output Low Voltage (After R
OL
V
Output Differential Voltage (After R
OD
V
Output Common Mode Voltage
CM
I
DC Output Current
DC
1. For input buffer, see LVDS table.
R
TL
R
=
S
R
=
. . .
. . .
90 ohms
S
90 ohms
-
2.5V
2.5V
2.5V
16mA
16mA
16mA
1
Over Recommended Operating Conditions
Description
)
TL
)
TL
)
TL
3-10
DC and Switching Characteristics
LatticeXP2 Family Data Sheet
2.5V
R
=
S
90 ohms
16mA
45-90
R
ohms
TR
2.5V
16mA
R
=
S
R
=
90 ohms
S
90 ohms
+
-
-
2.5V
16mA
Typical
Zo = 45
Zo = 90
Units
2.50
2.50
V
10.00
10.00
90.00
90.00
45.00
90.00
45.00
90.00
1.38
1.48
V
1.12
1.02
V
0.25
0.46
V
1.25
1.25
V
11.24
10.20
mA
Related parts for LFXP2-40E-6FN672C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-672 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-484 | LATTICE SEMICONDUCTOR |
|
|
|
CPLD - Complex Programmable Logic Devices Complex Programmable Logic Devices | Lattice |
|
|
|
IC DSP 40KLUTS 363I/O 484FPBGA | Lattice |
|
|
|
IC DSP 40KLUTS 540I/O 672FPBGA | Lattice |
|
|
|
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 540I/O 672-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 672FPBGFA | Lattice | |
|
|
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
|
FPGA LatticeEC Family 10200 Cells 340MHz 130nm (CMOS) Technology 1.2V 484-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
|
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
|
FPGA LatticeEC Family 6100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA | LATTICE SEMICONDUCTOR |
|
