LFXP2-40E-6FN672C | |
|---|---|
| Manufacturer Part Number | LFXP2-40E-6FN672C |
| Description | IC DSP 40KLUTS 540I/O 672FPBGA |
| Manufacturer | Lattice |
| LFXP2-40E-6FN672C datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-40E-6FN672C | |||
|---|---|---|---|
| Number Of Logic Elements/cells | * | Number Of Labs/clbs | * |
| Total Ram Bits | 906240 | Number Of I /o | 540 |
| Number Of Gates | - | Voltage - Supply | 1.14 V ~ 1.26 V |
| Mounting Type | * | Operating Temperature | 0°C ~ 85°C |
| Package / Case | * | Lead Free Status / Rohs Status | Lead free / RoHS Compliant |
| Other names | 220-1129 | ||
PrevNext
Lattice Semiconductor
LatticeXP2 External Switching Characteristics
Parameter
Description
General I/O Pin Parameters (using Primary Clock without PLL)
Clock to Output - PIO Output
t
CO
Register
Clock to Data Setup - PIO Input
t
SU
Register
Clock to Data Hold - PIO Input
t
H
Register
Clock to Data Setup - PIO Input
t
SU_DEL
Register with Data Input Delay
Clock to Data Hold - PIO Input
t
H_DEL
Register with Input Data Delay
Clock Frequency of I/O and PFU
f
MAX_IO
Register
General I/O Pin Parameters (using Edge Clock without PLL)
Clock to Output - PIO Output
t
COE
Register
Clock to Data Setup - PIO Input
t
SUE
Register
Over Recommended Operating Conditions
-7
Device
Min.
1
XP2-5
—
XP2-8
—
XP2-17
—
XP2-30
—
XP2-40
—
XP2-5
0.00
XP2-8
0.00
XP2-17
0.00
XP2-30
0.00
XP2-40
0.00
XP2-5
1.40
XP2-8
1.40
XP2-17
1.40
XP2-30
1.40
XP2-40
1.40
XP2-5
1.40
XP2-8
1.40
XP2-17
1.40
XP2-30
1.40
XP2-40
1.40
XP2-5
0.00
XP2-8
0.00
XP2-17
0.00
XP2-30
0.00
XP2-40
0.00
XP2
—
1
XP2-5
—
XP2-8
—
XP2-17
—
XP2-30
—
XP2-40
—
XP2-5
0.00
XP2-8
0.00
XP2-17
0.00
XP2-30
0.00
XP2-40
0.00
3-16
DC and Switching Characteristics
LatticeXP2 Family Data Sheet
-6
-5
Max.
Min.
Max.
Min.
Max.
3.80
—
4.20
—
3.80
—
4.20
—
3.80
—
4.20
—
4.00
—
4.40
—
4.00
—
4.40
—
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
1.70
—
1.90
—
1.70
—
1.90
—
1.70
—
1.90
—
1.70
—
1.90
—
1.70
—
1.90
—
1.70
—
1.90
—
1.70
—
1.90
—
1.70
—
1.90
—
1.70
—
1.90
—
1.70
—
1.90
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
420
—
357
—
3.20
—
3.60
—
3.20
—
3.60
—
3.20
—
3.60
—
3.20
—
3.60
—
3.20
—
3.60
—
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
—
0.00
Units
4.60
ns
4.60
ns
4.60
ns
4.90
ns
4.90
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
311
MHz
3.90
ns
3.90
ns
3.90
ns
3.90
ns
3.90
ns
—
ns
—
ns
—
ns
—
ns
—
ns
Related parts for LFXP2-40E-6FN672C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-672 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-484 | LATTICE SEMICONDUCTOR |
|
|
|
CPLD - Complex Programmable Logic Devices Complex Programmable Logic Devices | Lattice |
|
|
|
IC DSP 40KLUTS 363I/O 484FPBGA | Lattice |
|
|
|
IC DSP 40KLUTS 540I/O 672FPBGA | Lattice |
|
|
|
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 540I/O 672-BGA | Lattice |
|
|
|
IC FPGA 40KLUTS 672FPBGFA | Lattice | |
|
|
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
|
FPGA LatticeEC Family 10200 Cells 340MHz 130nm (CMOS) Technology 1.2V 484-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
|
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
|
FPGA LatticeEC Family 6100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA | LATTICE SEMICONDUCTOR |
|
