LFXP2-40E-6FN672C | |
|---|---|
| Manufacturer Part Number | LFXP2-40E-6FN672C |
| Description | IC DSP 40KLUTS 540I/O 672FPBGA |
| Manufacturer | Lattice |
| LFXP2-40E-6FN672C datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-40E-6FN672C | |||
|---|---|---|---|
| Number Of Logic Elements/cells | * | Number Of Labs/clbs | * |
| Total Ram Bits | 906240 | Number Of I /o | 540 |
| Number Of Gates | - | Voltage - Supply | 1.14 V ~ 1.26 V |
| Mounting Type | * | Operating Temperature | 0°C ~ 85°C |
| Package / Case | * | Lead Free Status / Rohs Status | Lead free / RoHS Compliant |
| Other names | 220-1129 | ||
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
PrevNext
Lattice Semiconductor
Modes of Operation
Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.
Logic Mode
In this mode, the LUTs in each slice are configured as LUT4s. A LUT4 has 16 possible input combinations. Four-
input logic functions are generated by programming the LUT4. Since there are two LUT4s per slice, a LUT5 can be
constructed within one slice. Larger LUTs such as LUT6, LUT7 and LUT8, can be constructed by concatenating
two or more slices. Note that a LUT8 requires more than four slices.
Ripple Mode
Ripple mode allows efficient implementation of small arithmetic functions. In ripple mode, the following functions
can be implemented by each slice:
• Addition 2-bit
• Subtraction 2-bit
• Add/Subtract 2-bit using dynamic control
• Up counter 2-bit
• Down counter 2-bit
• Up/Down counter with async clear
• Up/Down counter with preload (sync)
• Ripple mode multiplier building block
• Multiplier support
• Comparator functions of A and B inputs
– A greater-than-or-equal-to B
– A not-equal-to B
– A less-than-or-equal-to B
Two carry signals, FCI and FCO, are generated per slice in this mode, allowing fast arithmetic functions to be con-
structed by concatenating slices.
RAM Mode
In this mode, a 16x4-bit distributed Single Port RAM (SPR) can be constructed using each LUT block in Slice 0 and
Slice 2 as a 16x1-bit memory. Slice 1 is used to provide memory address and control signals. A 16x2-bit Pseudo
Dual Port RAM (PDPR) memory is created by using one slice as the read-write port and the other companion slice
as the read-only port.
The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the soft-
ware will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3
shows the number of slices required to implement different distributed RAM primitives. For more information on
using RAM in LatticeXP2 devices, please see TN1137,
Table 2-3. Number of Slices Required For Implementing Distributed RAM
Number of slices
Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM
ROM Mode
ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in the ROM mode. Preloading is accom-
plished through the programming interface during PFU configuration.
LatticeXP2 Family Data Sheet
LatticeXP2 Memory Usage
Guide.
SPR 16X4
PDPR 16X4
3
2-5
Architecture
3
Related parts for LFXP2-40E-6FN672C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
 LFXP2-40E-5FN672C |
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-672 | LATTICE SEMICONDUCTOR |
|
|
LFXP2-40E-5FN484C |
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-484 | LATTICE SEMICONDUCTOR |
|
 LFXP2-40E-5FN484I |
CPLD - Complex Programmable Logic Devices Complex Programmable Logic Devices | Lattice |
|
|
LFXP2-40E-6FN484C |
IC DSP 40KLUTS 363I/O 484FPBGA | Lattice |
|
|
LFXP2-40E-5FN672I |
IC DSP 40KLUTS 540I/O 672FPBGA | Lattice |
|
|
LFXP2-40E-5F484I |
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
LFXP2-40E-6F484I |
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
LFXP2-40E-6FN484I |
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
LFXP2-40E-7FN484C |
IC FPGA 40KLUTS 363I/O 484-BGA | Lattice |
|
|
LFXP2-40E-7FN672C |
IC FPGA 40KLUTS 540I/O 672-BGA | Lattice |
|
|
LFXP2-40E-6FN672I |
IC FPGA 40KLUTS 672FPBGFA | Lattice | |
 LFE2M20E-6FN484C |
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
LFEC10E-3F484C |
FPGA LatticeEC Family 10200 Cells 340MHz 130nm (CMOS) Technology 1.2V 484-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
LFEC3E-3FN256C |
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA | LATTICE SEMICONDUCTOR |
|
|
LFEC6E-3F256C |
FPGA LatticeEC Family 6100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA | LATTICE SEMICONDUCTOR |
|
