LFXP2-40E-6FN672C

Manufacturer Part NumberLFXP2-40E-6FN672C
DescriptionIC DSP 40KLUTS 540I/O 672FPBGA
ManufacturerLattice
LFXP2-40E-6FN672C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of LFXP2-40E-6FN672C

Number Of Logic Elements/cells*Number Of Labs/clbs*
Total Ram Bits906240Number Of I /o540
Number Of Gates-Voltage - Supply1.14 V ~ 1.26 V
Mounting Type*Operating Temperature0°C ~ 85°C
Package / Case*Lead Free Status / Rohs StatusLead free / RoHS Compliant
Other names220-1129  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
Page 82/92

Download datasheet (2Mb)Embed
PrevNext
Lattice Semiconductor
Pin Information Summary (Cont.)
XP2-5
132
144
Pin Type
csBGA
TQFP
Bank0
18
20
Bank1
4
6
Bank2
0
0
PCI capable I/Os 
Bank3
0
0
Bonding Out per
Bank4
8
8
Bank
Bank5
14
18
Bank6
0
0
Bank7
0
0
1. Minimum requirement to implement a fully functional 8-bit wide DDR bus. Available DDR interface consists of at least 12 I/Os (1 DQS + 1 DQSB + 8 DQs + 1 DM
+ Bank VREF1).
Logic Signal Connections
Package pinout information can be found under “Data Sheets” on the LatticeXP2 product page of the Lattice web-
site a www.latticesemi.com/products/fpga/xp2 and in the Lattice ispLEVER software.
Thermal Management
Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal
characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets.
Designers must complete a thermal analysis of their specific design to ensure that the device and package do not
exceed the junction temperature limits. Refer to the Lattice
package specific thermal values.
For Further Information
• TN1139,
Power Estimation and Management for LatticeXP2 Devices
• Power Calculator tool included with Lattice’s ispLEVER design tool, or as a standalone download from 
www.latticesemi.com/products/designsoftware
XP2-8
208
256
132
144
208
256
PQFP
ftBGA
csBGA
TQFP
PQFP
ftBGA
20
26
18
20
20
28
18
18
4
6
18
22
0
0
0
0
0
0
0
0
0
0
0
0
18
18
8
8
18
26
20
24
14
18
20
24
0
0
0
0
0
0
0
0
0
0
0
0
Thermal Management
4-5
Pinout Information
LatticeXP2 Family Data Sheet
XP2-17
XP2-30
208
256
484
256
484
672
PQFP
ftBGA
fpBGA
ftBGA
fpBGA
fpBGA
20
28
52
28
52
70
18
22
36
22
36
54
0
0
0
0
0
0
0
0
0
0
0
0
18
26
36
26
38
54
20
24
52
24
53
70
0
0
0
0
0
0
0
0
0
0
0
0
document to find the device/
XP2-40
484
672
fpBGA
fpBGA
52
70
36
70
0
0
0
0
38
70
53
70
0
0
0
0