STM32F215RET6

Manufacturer Part NumberSTM32F215RET6
DescriptionMCU ARM 512KB FLASH 64LQFP
ManufacturerSTMicroelectronics
SeriesSTM32
STM32F215RET6 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of STM32F215RET6

Core ProcessorARM® Cortex-M3™Core Size32-Bit
Speed120MHzConnectivityCAN, I²C, IrDA, LIN, MMC, SPI, UART/USART, USB OTG
PeripheralsBrown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDTNumber Of I /o51
Program Memory Size512KB (512K x 8)Program Memory TypeFLASH
Eeprom Size-Ram Size132K x 8
Voltage - Supply (vcc/vdd)1.8 V ~ 3.6 VData ConvertersA/D 16x12b; D/A 2x12b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-LFQFPLead Free Status / Rohs StatusLead free / RoHS Compliant
Other names497-11178  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
Page 119/158

Download datasheet (3Mb)Embed
PrevNext
STM32F215xx, STM32F217xx
Figure 55. Asynchronous multiplexed PSRAM/NOR read waveforms
FSMC_NE
FSMC_NOE
FSMC_NWE
FSMC_A[25:16]
FSMC_NBL[1:0]
FSMC_ AD[15:0]
FSMC_NADV
Table 69.
Asynchronous multiplexed PSRAM/NOR read timings
Symbol
t
FSMC_NE low time
w(NE)
t
FSMC_NEx low to FSMC_NOE low
v(NOE_NE)
t
FSMC_NOE low time
w(NOE)
t
FSMC_NOE high to FSMC_NE high hold time
h(NE_NOE)
t
FSMC_NEx low to FSMC_A valid
v(A_NE)
t
FSMC_NEx low to FSMC_NADV low
v(NADV_NE)
t
FSMC_NADV low time
w(NADV)
FSMC_AD (address) valid hold time after
t
h(AD_NADV)
FSMC_NADV high
t
Address hold time after FSMC_NOE high
h(A_NOE)
t
FSMC_BL hold time after FSMC_NOE high
h(BL_NOE)
t
FSMC_NEx low to FSMC_BL valid
v(BL_NE)
t
Data to FSMC_NEx high setup time
su(Data_NE)
t
Data to FSMC_NOE high setup time
su(Data_NOE)
t
Data hold time after FSMC_NEx high
h(Data_NE)
t
Data hold time after FSMC_NOE high
h(Data_NOE)
1. C
= 15 pF.
L
2. Preliminary values.
t
w(NE)
t
v(NOE_NE)
t
w(NOE)
t
v(A_NE)
Address
t
v(BL_NE)
NBL
t
su(Data_NE)
t
t
v(A_NE)
su(Data_NOE)
Address
Data
t
t
v(NADV_NE)
h(AD_NADV)
t
w(NADV)
Parameter
7T
3T
4T
–1
3
T
HCLK
T
HCLK
T
HCLK
0
2T
2T
0
0
Doc ID 17050 Rev 4
Electrical characteristics
t
h(NE_NOE)
t
h(A_NOE)
t
h(BL_NOE)
t
h(Data_NE)
t
h(Data_NOE)
ai14892b
(1)(2)
Min
Max
Unit
– 2
7T
+ 2
ns
HCLK
HCLK
– 0.5 3T
+ 1.5
ns
HCLK
HCLK
– 1
4T
+ 2
ns
HCLK
HCLK
ns
0
ns
5
ns
–1.5
T
+ 1.5
ns
HCLK
ns
ns
ns
0
ns
+ 24
ns
HCLK
+ 25
ns
HCLK
ns
ns
119/158