MC100EP14DTR2

Manufacturer Part NumberMC100EP14DTR2
DescriptionIC CLOCK DRVR 1:5 DIFF 20-TSSOP
ManufacturerON Semiconductor
Series100EP
TypeFanout Buffer (Distribution), Multiplexer
MC100EP14DTR2 datasheet
 

Specifications of MC100EP14DTR2

Number Of Circuits1Ratio - Input:output2:5
Differential - Input:outputYes/YesInputECL, HSTL, PECL
OutputECL, PECLFrequency - Max2GHz
Voltage - Supply3 V ~ 5.5 VOperating Temperature-40°C ~ 85°C
Mounting TypeSurface MountPackage / Case20-TSSOP
Frequency-max2GHzLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
Page 2/9

Download datasheet (119Kb)Embed
PrevNext
V
EN
V
CC
20
19
1
2
Q0
Q0
WARNING: All V
Figure 1. TSSOP−20 (Top View) and Logic Diagram
Table 1. PIN DESCRIPTION
Pin
Function
CLK0*, CLK0**
ECL/PECL/HSTL CLK Input
CLK1*, CLK1**
ECL/PECL/HSTL CLK Input
Q0:4, Q0:4
ECL/PECL Outputs
CLK_SEL*
ECL/PECL Active Clock Select Input
EN*
ECL Sync Enable
V
Reference Voltage Output
BB
V
Positive Supply
CC
V
Negative Supply
EE
* Pins will default low when left open.
** Pins will default to V
/2 when left open.
CC
CLK1
CLK1
V
CLK0
CC
BB
18
17
16
15
14
1
0
D
Q
3
4
5
6
7
Q1
Q1
Q2
Q2
Q3
and V
pins must be externally connected
CC
EE
to Power Supply to guarantee proper operation.
Table 2. FUNCTION TABLE
CLK0
L
H
X
X
X
* On next negative transition of CLK0 or CLK1
http://onsemi.com
2
CLK0
CLK_SEL
V
EE
13
12
11
8
9
10
Q3
Q4
Q4
CLK1
CLK_SEL
EN
X
L
L
X
L
L
L
H
L
H
H
L
X
X
H
Q
L
H
L
H
L*