ADF4360-8BCPZ Analog Devices Inc, ADF4360-8BCPZ Datasheet - Page 11

IC SYNTHESIZER VCO 24-LFCSP

ADF4360-8BCPZ

Manufacturer Part Number
ADF4360-8BCPZ
Description
IC SYNTHESIZER VCO 24-LFCSP
Manufacturer
Analog Devices Inc
Type
Fanout Distribution, Integer N Synthesizer (RF)r
Datasheet

Specifications of ADF4360-8BCPZ

Pll
Yes
Input
CMOS
Output
Clock
Number Of Circuits
1
Ratio - Input:output
1:2
Differential - Input:output
No/No
Frequency - Max
400MHz
Divider/multiplier
Yes/No
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-LFCSP
Frequency-max
400MHz
Pll Type
Frequency Synthesis
Frequency
400MHz
Supply Current
5mA
Supply Voltage Range
3V To 3.6V
Digital Ic Case Style
LFCSP
No. Of Pins
24
Operating Temperature Range
-40°C To +85°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-ADF4360-8EBZ1 - BOARD EVALUATION FOR ADF4360-8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADF4360-8BCPZ
Manufacturer:
FUJ
Quantity:
2 557
Part Number:
ADF4360-8BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADF4360-8BCPZRL7
Manufacturer:
HISILICON
Quantity:
101
Part Number:
ADF4360-8BCPZRL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Lock Detect
MUXOUT can be programmed for one type of lock detect.
Digital lock detect is active high. When LDP in the R counter
latch is set to 0, digital lock detect is set high when the phase error
on three consecutive phase detector cycles is less than 15 ns.
With LDP set to 1, five consecutive cycles of less than 15 ns
phase error are required to set the lock detect. It stays set high
until a phase error of greater than 25 ns is detected on any
subsequent PD cycle.
INPUT SHIFT REGISTER
The ADF4360 family’s digital section includes a 24-bit input
shift register, a 14-bit R counter, and an 18-bit N counter
comprised of a 5-bit A counter and a 13-bit B counter. Data is
clocked into the 24-bit shift register on each rising edge of CLK.
The data is clocked in MSB first. Data is transferred from the
shift register to one of four latches on the rising edge of LE. The
destination latch is determined by the state of the two control
bits (C2, C1) in the shift register. The two LSBs, DB1 and DB0,
are shown in Figure 2.
The truth table for these bits is shown in Table 5. Table 6 shows
a summary of how the latches are programmed. Note that the
test modes latch is used for factory testing and should not be
programmed by the user.
Table 5. C2 and C1 Truth Table
C2
0
0
1
1
VCO
The VCO core in the ADF4360 family uses eight overlapping
bands, as shown in Figure 19, to allow a wide frequency range to
be covered without a large VCO sensitivity (K
poor phase noise and spurious performance.
Control Bits
C1
0
1
0
1
Data Latch
Control Latch
R Counter
N Counter (B)
Test Modes Latch
V
) and resultant
Rev. A | Page 11 of 24
The correct band is chosen automatically by the band select
logic at power-up or whenever the N counter latch is updated. It
is important that the correct write sequence be followed at
power-up. This sequence is
1.
2.
3.
During band select, which takes five PFD cycles, the VCO V
is disconnected from the output of the loop filter and connected
to an internal reference voltage.
The R counter output is used as the clock for the band select
logic and should not exceed 1 MHz. A programmable divider is
provided at the R counter input to allow division by 1, 2, 4, or 8,
and is controlled by the BSC1 bit and the BSC2 bit in the R
counter latch. Where the required PFD frequency exceeds
1 MHz, the divide ratio should be set to allow enough time for
correct band selection.
After band selection, normal PLL action resumes. The value of
K
Choosing the Correct Inductance Value section). The ADF4360
family contains linearization circuitry to minimize any variation
of the product of I
The operating current in the VCO core is programmable in four
steps: 2.5 mA, 5 mA, 7.5 mA, and 10 mA. This is controlled by
the PC1 bit and the PC2 bit in the control latch.
V
is determined by the value of inductors used (see the
R counter latch
Control latch
N counter latch
Figure 19. Frequency vs. V
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
80
85
CP
and K
90
FREQUENCY (MHz)
V
TUNE
.
95
, ADF4360-8, L1 and L2 = 270 nH
100
105
ADF4360-8
110
115
TUNE

Related parts for ADF4360-8BCPZ