MK2049-45ASILFTR IDT, Integrated Device Technology Inc, MK2049-45ASILFTR Datasheet

Components/
Integrated Circuits (ICs)/
Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers/
MK2049-45ASILFTR

MK2049-45ASILFTR
Manufacturer Part Number	MK2049-45ASILFTR
Description	IC CLK PLL COMM 3.3V 20-SOIC
Manufacturer	IDT, Integrated Device Technology Inc
Type	PLL Clock Synthesizer
MK2049-45ASILFTR datasheet	1. MK2049-45ASILFTR.pdf (10 pages)

Specifications of MK2049-45ASILFTR
Pll	Yes	Input	Clock
Output	Clock	Number Of Circuits	1
Ratio - Input:output	1:3	Differential - Input:output	No/No
Frequency - Max	49.152MHz	Divider/multiplier	Yes/Yes
Voltage - Supply	3.15 V ~ 3.45 V	Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount	Package / Case	20-SOIC
Frequency-max	49.152MHz	Lead Free Status / RoHS Status	Lead free / RoHS Compliant

Page 1/10

Download datasheet (230Kb)Embed

Prev Next

3.3 VOLT COMMUNICATIONS CLOCK PLL

Description

The MK2049-45A is a dual Phase-Locked Loop (PLL)

device which can provide frequency synthesis and jitter

attenuation. The first PLL is VCXO based and uses a

pullable crystal to track signal wander and attenuate input

jitter. The second PLL is a translator for frequency

multiplication. Basic configuration is determined by a

Mode/Frequency Selection Table. Loop bandwidth and

damping factor are programmable via external loop filter

component selection.

Buffer Mode accepts a 10 to 50 MHz input and will provide

a jitter attenuated output at 0.5 x ICLK, 1 x ICLK or 2 x

ICLK. In this mode the MK2049-45A is ideal for filtering jitter

from high frequency clocks.

In External Mode, ICLK accepts an 8 kHz clock and will

produce output frequencies from a table of common

communciations clock rates, CLK and CLK/2. This allows

for the generation of clocks frequency-locked to an 8 kHz

backplane clock, simplifying clock synchronization in

communications systems.

The MK2049-45A can be dynamically switched between T1,

E1, T3, E3 outputs with the same 24.576 MHz crystal.

IDT can customize these devices for many other different

frequencies. Contact your IDT representative for more

details.

Block Diagram

SET

ISET

CAP2

Phase

Reference

Detector

Divider

ICLK

(used in buffer

mode only)

VCXO

PLL

Divider Value

FS3:0

Look-up Table

IDT™ 3.3 VOLT COMMUNICATIONS CLOCK PLL

Features

•

Packaged in 20-pin SOIC

•

3.3 V + 5% operation

•

Meets the TR62411, ETS300 011, and GR-1244

specification for MTIE, Pull-in/Hold-in Range, Phase

Transients, and Jitter Generation for Stratum 3, 4, and 4E

•

Accepts multiple inputs: 8 kHz backplane clock, or 10 to

50 MHz

•

Locks to 8 kHz + 100 ppm (External mode)

•

Buffer Mode allows jitter attenuation of 10 - 50 MHz input

and x1 / x0.5 or x1 / x2 outputs

•

Exact internal ratios enable zero ppm error

•

Output rates include T1, E1, T3, E3, and OC3

submultiples

•

Pb (lead) free package

•

See also the MK2049-34 and MK2049-36

Optional Crystal Load Caps

External Pullable Crystal

CAP1

Reference

VCXO

Divider

Charge

Pump

Feedback

Divider (N)

Translator

PLL

DATASHEET

MK2049-45A

Output

VCO

Divider

Divide

by 2

Feedback

Divider

MK2049-45A

CLK

CLK/2

REV C 051310

Download datasheet (230Kb)

Related parts for MK2049-45ASILFTR
Part Number	Description	Manufacturer	Datasheet
MK2049-45ASITR	IC CLK PLL COMM 3.3V 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-45ASILFTR.pdf (10 pages)
MK2049-45ASI	IC CLK PLL COMM 3.3V 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-45ASILFTR.pdf (10 pages)
MK2049-45ASILF	IC CLK PLL COMM 3.3V 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-45ASILFTR.pdf (10 pages)
MK2049-45SILFTR	IC CLK PLL COMM 3.3V 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-45SILFTR.pdf (10 pages)
MK2049-45SITR	IC CLK PLL COMM 3.3V 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-45SILFTR.pdf (10 pages)
MK2049-45SI	IC CLK PLL COMM 3.3V 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-45SILFTR.pdf (10 pages)
MK2049-45SILF	IC CLK PLL COMM 3.3V 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-45SILFTR.pdf (10 pages)
MK2049-01S		ETC-unknow	MK2049-01S.pdf (11 pages)
MK2049-01SI		ETC-unknow	MK2049-01SI.pdf (11 pages)
MK2049-34SI	3.3V Communication clock PLL	ICST	MK2049-34SI.pdf (11 pages)
MK2049-34SAILFTR	IC VCXO PLL CLK SYNTH 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-34SAILFTR.pdf (9 pages)
MK2049-34SAITR	IC VCXO PLL CLK SYNTH 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-34SAILFTR.pdf (9 pages)
MK2049-36SILFTR	IC VCXO PLL CLK SYNTH 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-36SILFTR.pdf (8 pages)
MK2049-36SITR	IC VCXO PLL CLK SYNTH 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-36SILFTR.pdf (8 pages)
MK2049-34SAI	IC VCXO PLL CLK SYNTH 20-SOIC	IDT, Integrated Device Technology Inc	MK2049-34SAILFTR.pdf (9 pages)

MK2049-45ASILFTR Summary of contents
Page 1 ... Buffer Mode accepts MHz input and will provide a jitter attenuated output at 0.5 x ICLK ICLK ICLK. In this mode the MK2049-45A is ideal for filtering jitter from high frequency clocks. In External Mode, ICLK accepts an 8 kHz clock and will produce output frequencies from a table of common communciations clock rates, CLK and CLK/2 ... Page 2 ... Input clock connection. Connect to 8 kHz backplane or MHz clock. Power Connect to ground. Power Power Supply. Connect to +3.3 V. Loop Connect the loop filter capacitors and resistor between this pin and CAP2. Filter Power Connect to ground. 2 VCXO AND SYNTHESIZER Pin Description MK2049-45A REV C 051310 ... Page 3 ... Please refer to the Output Clock Selection Table on Page 2. Most typical PLL clock devices use an internal VCO (Voltage Controlled Oscillator) for output clock generation. By using a VCXO with an external crystal, the MK2049-45A is able to 3 VCXO AND SYNTHESIZER Pin Description Crystal ... Page 4 ... Please refer to the Quartz Crystal section on this page regarding external crystal requirements. Quartz Crystal It is important that the correct type of quartz crystal is used with the MK2049-45A. Failure may result in reduced frequency pullability range, inability of the loop to lock, or excessive output phase jitter. The MK2049-45A operates by phase-locking the VCXO circuit to the input signal of the selected ICLK input ... Page 5 ... VDD and the PCB ground plane. To further guard against interfering system supply noise, the MK2049-45A should use one common connection to the PCB power plane as shown in the diagram on the next page. The ferrite bead and bulk capacitor help reduce lower frequency noise in the supply that can lead to output clock phase modulation ... Page 6 ... Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the MK2049-45A. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied ... Page 7 ... MHz t Referenced to jf Mitel/Zarlink MT9045, Note 3 7 VCXO AND SYNTHESIZER Min. Typ. Max. Units 3.15 3.3 3. 0.8 V -10 +10 A -10 + VDD-0.4 V 2.4 V 0.4 V ± VDD V Min. Typ. Max. Units -115 +115 ppm 0 1 400 ps MK2049-45A REV C 051310 ... Page 8 ... If controlled input to output skew is desired for this output clock frequency please refer to the MK2049 or MK2069 products. Note 3: Input reference is the 8 kHz output from a Mitel/Zarlink MT9045 device in freerun mode (SEL2:0 = 100, 19 ... Page 9 ... Marking MK2049-45ASILF see page 8 MK2049-45ASILFTR "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied ... Page 10 ... MK2049-45A 3.3 VOLT COMMUNICATIONS CLOCK PLL Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. www.idt.com © 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc ...

MK2049-45ASILFTR Summary of contents

Page 1
... Buffer Mode accepts MHz input and will provide a jitter attenuated output at 0.5 x ICLK ICLK ICLK. In this mode the MK2049-45A is ideal for filtering jitter from high frequency clocks. In External Mode, ICLK accepts an 8 kHz clock and will produce output frequencies from a table of common communciations clock rates, CLK and CLK/2 ...
Page 2
... Input clock connection. Connect to 8 kHz backplane or MHz clock. Power Connect to ground. Power Power Supply. Connect to +3.3 V. Loop Connect the loop filter capacitors and resistor between this pin and CAP2. Filter Power Connect to ground. 2 VCXO AND SYNTHESIZER Pin Description MK2049-45A REV C 051310 ...
Page 3
... Please refer to the Output Clock Selection Table on Page 2. Most typical PLL clock devices use an internal VCO (Voltage Controlled Oscillator) for output clock generation. By using a VCXO with an external crystal, the MK2049-45A is able to 3 VCXO AND SYNTHESIZER Pin Description Crystal ...
Page 4
... Please refer to the Quartz Crystal section on this page regarding external crystal requirements. Quartz Crystal It is important that the correct type of quartz crystal is used with the MK2049-45A. Failure may result in reduced frequency pullability range, inability of the loop to lock, or excessive output phase jitter. The MK2049-45A operates by phase-locking the VCXO circuit to the input signal of the selected ICLK input ...
Page 5
... VDD and the PCB ground plane. To further guard against interfering system supply noise, the MK2049-45A should use one common connection to the PCB power plane as shown in the diagram on the next page. The ferrite bead and bulk capacitor help reduce lower frequency noise in the supply that can lead to output clock phase modulation ...
Page 6
... Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the MK2049-45A. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied ...
Page 7
... MHz t Referenced to jf Mitel/Zarlink MT9045, Note 3 7 VCXO AND SYNTHESIZER Min. Typ. Max. Units 3.15 3.3 3. 0.8 V -10 +10 A -10 + VDD-0.4 V 2.4 V 0.4 V ± VDD V Min. Typ. Max. Units -115 +115 ppm 0 1 400 ps MK2049-45A REV C 051310 ...
Page 8
... If controlled input to output skew is desired for this output clock frequency please refer to the MK2049 or MK2069 products. Note 3: Input reference is the 8 kHz output from a Mitel/Zarlink MT9045 device in freerun mode (SEL2:0 = 100, 19 ...
Page 9
... Marking MK2049-45ASILF see page 8 MK2049-45ASILFTR "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied ...
Page 10
... MK2049-45A 3.3 VOLT COMMUNICATIONS CLOCK PLL Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. www.idt.com © 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc ...

MK2049-45ASILFTR

MK2049-45ASILFTR

Specifications of MK2049-45ASILFTR

Related parts for MK2049-45ASILFTR

MK2049-45ASILFTR Summary of contents

Related keywords: