MK2069-03GI IDT, Integrated Device Technology Inc, MK2069-03GI Datasheet - Page 5

• Manufacturer Part Number: MK2069-03GI
• Description: IC VCXO CLK TRANSLATOR 56-TSSOP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Clock Synchronizerr

Specifications of MK2069-03GI

• Pll: Yes
• Input: LVCMOS
• Output: LVCMOS
• Number Of Circuits: 1
• Ratio - Input:output: 1:3
• Differential - Input:output: No/No
• Frequency - Max: 160MHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 3.15 V ~ 3.45 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 56-TSSOP
• Frequency-max: 160MHz
• Number Of Elements: 2
• Supply Current: 30mA
• Pll Input Freq (min): 1KHz
• Pll Input Freq (max): 27MHz
• Operating Supply Voltage (typ): 3.3V
• Operating Temp Range: -40C to 85C
• Package Type: TSSOP
• Output Frequency Range: 2.5 to 160MHz
• Operating Supply Voltage (min): 3.15V
• Operating Supply Voltage (max): 3.45V
• Operating Temperature Classification: Industrial
• Pin Count: 56
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Application Information
The MK2069-03 is a mixed analog / digital integrated circuit
that is sensitive to PCB (printed circuit board) layout and
external component selection. Used properly, the device will
provide the same high performance expected from a
canned VCXO-based hybrid timing device, but at a lower
cost. To help avoid unexpected problems, the guidance
provided in the sections below should be followed.
Setting VCLK Output Frequency
The frequency of the VCLK output is determined by the
following relationship:
VCLK output frequency range is set by the allowable
frequency range of the external VCXO crystal and by the
internal VCXO divider selections:
A higher crystal frequency will generally produce lower
phase noise and therefore is preferred. A crystal frequency
between 13.5 MHz and 27 MHz is recommended.
Because VCLK is generated by the external crystal, the
tracking range of VCLK in a given configuration is limited by
the pullable range of the crystal. This is guaranteed to be
+/-115 ppm minimum. This tracking range in ppm also
applies to the input clock and all clock outputs if the device
is to remain frequency locked to the input, which is required
IDT™ / ICS™ VCXO-BASED CLOCK TRANSLATOR WITH HIGH MULTIPLICATION 5
MK2069-03
VCXO-BASED CLOCK TRANSLATOR WITH HIGH MULTIPLICATION
f(VCLK)
Where:
Where:
f(VCLK)
FPV Divider = 2 to 65
FV Divider = 1 to 4096
f(VCXO) = F(External Crystal) = 8 to 27 MHz
SV Divider = 1,2,4,6,8,10,12 or 16
FPV Divider = 2 to 65
=
=
FPV Divider
---------------------- -
SV Divider
f VCXO
FV Divider
f(ICLK)
for normal operation.
Setting TCLK Output Frequency
The clock frequency of TCLK is determined by:
The frequency range of TCLK is set by the operational range
of the internal VCO circuit and the output divider selections:
A higher VCO frequency will generally produce lower phase
noise and therefore is preferred.
MK2069-03 Loop Response and JItter
The MK2069-03 will reduce the transfer of phase jitter
existing on the input reference clock to the output clock. This
operation is known as jitter attenuation. The low-pass
frequency response of the VCXO PLL loop is the
mechanism that provides input jitter attenuation. Clock jitter,
more accurately called phase jitter, is the overall instability
of the clock period which can be measured in the time
domain using an oscilloscope, for instance. Jitter is
comprised of phase noise which can be represented in the
frequency domain. The phase noise of the input reference
clock is attenuated according to the VCXO PLL low-pass
frequency response curve. The response curve, and thus
the jitter attenuation characteristics, can be established
through the selection of external MK2069-03 passive
components and other device setting as explained in the
following section.
Where:
Where:
f(TCLK)
f(TCLK)
FT Divider = 1 to 64
f(VCO) = 40 to 320 MHz
ST Divider = 2,4,8 or 16
Attenuation Characteristics
=
=
FT Divider
---------------------- -
ST Divider
f(VC0)
RT Divider
f(VCLK)
VCXO AND SYNTHESIZER
MK2069-03
REV J 030906