IC PLL FREQ SYNTHESIZER 20-TSSOP

 

ADF4213BRU-REEL7

Manufacturer Part NumberADF4213BRU-REEL7
DescriptionIC PLL FREQ SYNTHESIZER 20-TSSOP
ManufacturerAnalog Devices Inc
TypeClock/Frequency Synthesizer (RF/IF)
ADF4213BRU-REEL7 datasheets
Product Change Notification

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of ADF4213BRU-REEL7

Rohs StatusRoHS non-compliantPllYes
InputCMOSOutputClock
Number Of Circuits1Ratio - Input:output3:1
Differential - Input:outputYes/NoFrequency - Max3GHz
Divider/multiplierNo/NoVoltage - Supply2.7 V ~ 5.5 V
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Package / Case20-TSSOPFrequency-max3GHz
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
Page 18/20

Download datasheet (252Kb)Embed
PrevNext
ADF4210/ADF4211/ADF4212/ADF4213
V
DD
V
1
V
2
1000pF 1000pF
DD
DD
FREF
REF
IN
IN
51
CE
CLK
DATA
LE
ADF4213
in wide-band applications both of these parameters have a much
greater variation. In Figure 8, for example, we have –25% and
+30% variation in the RF output from the nominal 1.8 GHz.
The sensitivity of the VCO can vary from 130 MHz/V at
1900 MHz to 30 MHz/V at 2400 MHz. Variations in these
parameters will change the loop bandwidth. This in turn can
affect stability and lock time. By changing the programmable
I
, it is possible to obtain compensation for these varying
CP
loop conditions and ensure that the loop is always operating
close to optimal conditions.
INTERFACING
The ADF4210/ADF4211/ADF4212/ADF4213 family has a
simple SPI-compatible serial interface for writing to the device.
SCLK, SDATA, and LE control the data transfer. When LE
(Latch Enable) goes high, the 22 bits that have been clocked
into the input register on each rising edge of SCLK will be
transferred to the appropriate latch. See Figure 1 for the Timing
Diagram and Table I for the Latch Truth Table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate possible for the device is
909 kHz, or one update every 1.1 ms. This is certainly more
than adequate for systems that will have typical lock times in
hundreds of microseconds.
ADuC812 to ADF421x Family Interface
Figure 9 shows the interface between the ADF421x family and
the ADuC812 microconverter. Since the ADuC812 is based on
an 8051 core, this interface can be used with any 8051-based
microcontroller. The microconverter is set up for SPI Master
Mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF421x family
needs a 24-bit word. This is accomplished by writing three 8-bit
bytes from the microconverter to the device. When the third
byte has been written, the LE input should be brought high to
complete the transfer.
On first applying power to the ADF421x family, it needs four
writes (one each to the R counter latch and the AB counter latch
for both RF1 and RF2 sides) for the output to become active.
V
P
1k
V
1
V
2
P
P
20k
CP
RF
R
3.9nF
27nF
130pF
SET
2.7k
470
LOCK
MUXOUT
DETECT
RF
IN
100pF
51
DECOUPLING CAPACITORS ON V
ON V
OF THE AD820 AND ON THE V
CC
HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.
THE IF SECTION OF THE CIRCUIT HAS ALSO BEEN OMITTED TO
SIMPLIFY THE SCHEMATIC.
When operating in the mode described, the maximum SCLOCK
rate of the ADuC812 is 4 MHz. This means that the maximum
rate at which the output frequency can be changed will be about
180 kHz.
ADSP-21xx to ADF421x Family Interface
Figure 10 shows the interface between the ADF421x family and
the ADSP-21xx Digital Signal Processor. As previously discussed,
the ADF421x family needs a 24-bit serial word for each latch
write. The easiest way to accomplish this, using the ADSP-21xx
family, is to use the Autobuffered Transmit Mode of operation
with Alternate Framing. This provides a means for transmitting
an entire block of serial data before an interrupt is generated.
Set up the word length for eight bits and use three memory
locations for each 24-bit word. To program each 24-bit latch,
store the three 8-bit bytes, enable the Autobuffered mode, and
write to the transmit register of the DSP. This last operation
initiates the autobuffer transfer.
20V
12V
3k
100pF
V
CC
100pF
18
OUT
V_TUNE
AD820
M3500-1324
GND
, V
OF THE ADF4213,
DD
P
OF THE M3500-1324
CC
SCLOCK
SCLK
SDATA
MOSI
ADF4210/
ADuC812
ADF4211/
LE
ADF4212/
ADF4213
I/O PORTS
CE
MUXOUT
(LOCK DETECT)
SCLK
SCLK
SDATA
DT
ADF4210/
ADSP-21xx
ADF4211/
TFS
LE
ADF4212/
ADF4213
CE
I/O FLAGS
MUXOUT
(LOCK DETECT)
RF
OUT
18
18