ADF4218LBRU-REEL

Manufacturer Part NumberADF4218LBRU-REEL
DescriptionIC PLL FREQ SYNTHESIZER 20-TSSOP
ManufacturerAnalog Devices Inc
TypeClock/Frequency Synthesizer (RF/IF)
ADF4218LBRU-REEL datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of ADF4218LBRU-REEL

Rohs StatusRoHS non-compliantPllYes
InputCMOSOutputClock
Number Of Circuits1Ratio - Input:output3:1
Differential - Input:outputYes/NoFrequency - Max3GHz
Divider/multiplierYes/NoVoltage - Supply2.6 V ~ 3.3 V
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Package / Case20-TSSOPFrequency-max3GHz
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Page 1/24

Download datasheet (285Kb)Embed
Next
a
FEATURES
Total I
: 7.1 mA
DD
Bandwidth/RF 3.0 GHz
ADF4217L/ADF4218L, IF 1.1 GHz
ADF4219L, IF 1.0 GHz
2.6 V to 3.3 V Power Supply
1.8 V Logic Compatibility
Separate V
Allows Extended Tuning Voltage
P
Selectable Dual Modulus Prescaler
Selectable Charge Pump Currents
Charge Pump Current Matching of 1%
3-Wire Serial Interface
Power-Down Mode
APPLICATIONS
Wireless Handsets (GSM, PCS, DCS, CDMA, WCDMA)
Base Stations for Wireless Radio (GSM, PCS, DCS, WCDMA)
Wireless LANs
Communications Test Equipment
Cable TV Tuners (CATV)
IF
A
IN
IF
B
IN
ADF4217L
ADF4218L
ONLY
REF
BUFFER
IN
CLOCK
DATA
LE
RF
A
IN
RF
B
IN
FEATURES IN ( ) REFER TO ADF4219L
NC = NO CONNECT
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
ADF4217L/ADF4218L/ADF4219L
GENERAL DESCRIPTION
The ADF4217L/ADF4218L/ADF4219L are low power dual
frequency synthesizers that can be used to implement local
oscillators in the up-conversion and down-conversion sections
of wireless receivers and transmitters. They can provide the LO
for both the RF and IF sections. They consist of a low noise
digital PFD (phase frequency detector), a precision charge pump, a
programmable reference divider, programmable A and B counters,
and a dual modulus prescaler (P/P + 1). The A and B counters,
in conjunction with the dual modulus prescaler (P/P + 1),
implement an N divider (N = BP + A). In addition, the 14-bit
reference counter (R Counter) allows selectable REFIN fre-
quencies at the PFD input. A complete PLL (phase-locked
loop) can be implemented if the synthesizers are used with an
external loop filter and VCOs (voltage controlled oscillators).
Control of all the on-chip registers is via a simple 3-wire interface
with 1.8 V compatibility. The devices operate with a power supply
ranging from 2.6 V to 3.3 V and can be powered down when
not in use.
FUNCTIONAL BLOCK DIAGRAM
ADF4219L ONLY
V
1
V
2
V
NC
DD
DD
N = BP + A
11(13)-BIT IF
B COUNTER
IF
PRESCALER
6(5)-BIT IF
A COUNTER
14(15)-BIT IF
R COUNTER
22-BIT
DATA
SDOUT
REGISTER
14(15)-BIT RF
R COUNTER
N = BP + A
11(13)-BIT RF
B COUNTER
RF
PRESCALER
6(5)-BIT RF
A COUNTER
DGND
RF
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
Dual Low Power
Frequency Synthesizers
1
V
2
P
P
ADF4217L/
ADF4218L/
PHASE
ADF4219L
COMPARATOR
CHARGE
CP
IF
PUMP
IF
LOCK
DETECT
OUTPUT
MUXOUT
MUX
RF
LOCK
DETECT
CHARGE
CP
RF
PUMP
PHASE
COMPARATOR
AGND
DGND
AGND
RF
IF
IF
© 2003 Analog Devices, Inc. All rights reserved.
www.analog.com

ADF4218LBRU-REEL Summary of contents

  • Page 1

    FEATURES Total Bandwidth/RF 3.0 GHz ADF4217L/ADF4218L, IF 1.1 GHz ADF4219L, IF 1.0 GHz 2 3.3 V Power Supply 1.8 V Logic Compatibility Separate V Allows Extended Tuning Voltage P Selectable Dual Modulus ...

  • Page 2

    ADF4217L/ADF4218L/ADF4219L–SPECIFICATIONS ( 2 3 Parameter RF CHARACTERISTICS RF Input Frequency ( ADF4217L, ADF4218L ADF4217L, ADF4218L ADF4219L RF Input Sensitivity ...

  • Page 3

    Parameter 6 NOISE CHARACTERISTICS 7 RF Phase Noise Floor 7 IF Phase Noise Floor 8 Phase Noise Performance Spurious Signals NOTES 1 Operating temperature ...

  • Page 4

    ADF4217L/ADF4218L/ADF4219L 1, 2 ABSOLUTE MAXIMUM RATINGS ( T = 25°C, unless otherwise noted GND . . . . . . . . . . . . . . . . . . . . . ...

  • Page 5

    TSSOP DGND 4 RF ADF4217L ADF4218L AGND 7 RF REF 8 IN DGND 9 IF MUXOUT 10 CHIP SCALE 24 23 ...

  • Page 6

    ADF4217L/ADF4218L/ADF4219L Mnemonic Function V 1 Positive Power Supply for the RF Section. Decoupling capacitors to the analog ground plane should be placed as DD close as possible to this pin. V potential Power Supply ...

  • Page 7

    Typical Performance Characteristics– 0 –5 –10 –15 –20 – –30 –35 –40 0 0.5 1.0 1.5 2.0 RF INPUT FREQUENCY – GHz TPC 1. Input Sensitivity, RF Input 0 –5 –10 –15 –20 –25 –30 –35 –40 0.1 ...

  • Page 8

    ADF4217L/ADF4218L/ADF4219L 3V, V REFERENCE DD –10 LEVEL = –4.2dBm I = 4.0mA CP PFD FREQUENCY = 200kHz –20 LOOP BANDWIDTH = 20kHz RES. BANDWIDTH = 10kHz –30 VIDEO BANDWIDTH = 10kHz SWEEP = 1.9 SECONDS –40 AVERAGES ...

  • Page 9

    CIRCUIT DESCRIPTION Reference Input Section The reference input stage is shown in Figure 2. SW1 and SW2 are normally closed switches; SW3 is normally open. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures ...

  • Page 10

    ADF4217L/ADF4218L/ADF4219L The A and B counters, in conjunction with the dual modulus prescaler, make it possible to generate output frequencies that are spaced only by the Reference Frequency divided by R. The equation for the VCO frequency is as follows: ...

  • Page 11

    Table II. ADF4217L/ADF4218L Family Latch Summary DB21 DB20 DB19 DB18 DB17 DB16 DB21 DB20 DB19 DB18 DB17 DB16 P7 P6 B11 B10 B9 B8 DB21 DB20 DB19 DB18 DB17 DB16 P12 P11 P10 P13 P9 ...

  • Page 12

    ADF4217L/ADF4218L/ADF4219L DB21 DB20 DB19 DB18 DB17 DB16 R15 DB21 DB20 DB19 DB18 DB17 DB16 P7 P6 B13 B12 B11 B10 DB21 DB20 DB19 DB18 DB17 DB16 P13 P12 P11 P10 P9 R15 DB21 DB20 DB19 ...

  • Page 13

    Table IV. ADF4217L/ADF4218L/ADF4219L IF Reference Counter Latch Map DB21 DB20 DB19 DB18 DB17 DB16 R15 P1 PD POLARITY 0 NEGATIVE 1 POSITIVE 1.0mA 1 4.0mA CHARGE PUMP P2 OUTPUT 0 NORMAL ...

  • Page 14

    ADF4217L/ADF4218L/ADF4219L Table V. ADF4217L/ADF4218L IF AB Counter Latch Map DB21 DB20 DB19 DB18 DB17 DB16 P7 P6 B11 B10 B9 B8 B11 B10 ...

  • Page 15

    DB21 DB20 DB19 DB18 DB17 DB16 P7 P6 B13 B12 B11 B10 B13 B12 B11 ...

  • Page 16

    ADF4217L/ADF4218L/ADF4219L DB21 DB20 DB19 DB18 DB17 DB16 P12 P11 P10 P13 P9 R15 P9 PD POLARITY 0 NEGATIVE 1 POSITIVE I P13 CP 0 1.0mA 1 4.0mA CHARGE PUMP P10 OUTPUT 0 NORMAL 1 THREE-STATE P4 P12 P11 FROM RF ...

  • Page 17

    Table VIII. ADF4217L/ADF4218L RF AB Counter Latch Map DB21 DB20 DB19 DB18 DB17 DB16 P16 P14 B11 B10 B9 B8 B11 B10 ...

  • Page 18

    ADF4217L/ADF4218L/ADF4219L DB21 DB20 DB19 DB18 DB17 DB16 P16 P14 B13 B12 B11 B10 B13 B12 B11 ...

  • Page 19

    PROGRAM MODES Tables IV and VII show how to set up the program modes in the ADF4217L family. The following should be noted and RF Analog Lock Detect indicate when the PLL is in lock. When the loop ...

  • Page 20

    ADF4217L/ADF4218L/ADF4219L RF Program Modes Tables IV and VII show how to set up the RF program modes. RF Charge Pump Currents P13 sets the RF charge pump current. With P13 set to “0,” I 1.0 mA. With P13 set to ...

  • Page 21

    IF OUT 100pF 18 100pF VCO190-200T 18 450pF 100pF 51 10MHz TCXO DECOUPLING CAPACITORS (22 F/10pF THE TCXO AND THE VCOs HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY. CC Figure ...

  • Page 22

    ADF4217L/ADF4218L/ADF4219L 20-Lead Thin Shrink Small Outline Package [TSSOP] PIN 1 0.15 0.05 COPLANARITY 0.10 4.50 BSC TOP VIEW PIN 1 INDEX AREA 1 24 BOTTOM VIEW OUTLINE DIMENSIONS (RU-20) Dimensions shown in millimeters 6.60 6.50 6. 4.50 4.40 ...

  • Page 23

    Revision History Location 5/03—Data Sheet changed from REV REV. C. Change to SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . ...

  • Page 24

    –24– ...