AD9878BST

Manufacturer Part NumberAD9878BST
DescriptionIC FRONT-END MIXED-SGNL 100-LQFP
ManufacturerAnalog Devices Inc
AD9878BST datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of AD9878BST

Rohs StatusRoHS non-compliantNumber Of Bits12
Number Of Channels4Power (watts)673mW
Voltage - Supply, Analog3.3VVoltage - Supply, Digital3.3V
Package / Case100-LQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
Page 23/36

Download datasheet (750Kb)Embed
PrevNext
Tx THROUGHPUT AND LATENCY
Data inputs affect the output fairly quickly, but remain effective
due to the AD9878 filter characteristics. Data transmit latency
through the AD9878 is easiest to describe in terms of f
cycles (4 × f
). The numbers provided indicate the number of
MCLK
f
cycles before the AD9878 output responds to a change in
SYSCLK
the input.
Latency of I/Q data from the time it enters the data assembler
(AD9878 input) to the time of DAC output is 119 f
cycles (29.75 f
cycles). DC values applied to the data assembler
MCLK
input take up to 176 f
clock cycles (44 f
SYSCLK
propagate and settle at the DAC output.
Frequency hopping is accomplished via changing the PROFILE
input pin. The time required to switch from one frequency to
another is less than 232 f
cycles (58.5 f
SYSCLK
DAC
A 12-bit digital-to-analog converter (DAC) is used to convert the
digitally processed waveform into an analog signal. The worst-
case spurious signals due to the DAC are the harmonics of the
fundamental signal and their aliases (see the Analog Devices
DDS tutorial at www.analog.com/dds). The conversion process
produces aliased components of the fundamental signal at
(
)
×
±
=
n
f
f
n
, 1
, 2
. 3
These are typically filtered
SYSCLK
CARRIER
with an external RLC filter at the DAC output. It is important
for this analog filter to have a sufficiently flat gain and linear
phase response across the bandwidth of interest to avoid
modulation impairments. A relatively inexpensive seventh-
order, elliptical, low-pass filter is sufficient to suppress the
aliased components for HFC network applications.
The AD9878 provides true and complement current outputs. The
full-scale output current is set by the R
SET
the DAC gain register. Assuming maximum DAC gain, the value
of R
for a full-scale I
is determined using the equation:
SET
OUT
=
=
R
32
V
I
39
4 .
I
SET
DACRSET
OUT
OUT
For example, if a full-scale output current of 20 mA is desired,
then R
= (39.4/0.02), or approximately 2 kΩ.
SET
The following equation calculates the full-scale output current,
including the programmable DAC gain control:
(
−
+
=
×
7
5 .
0
5 .
N
I
39
4 .
R
10
GAIN
OUT
SET
where N
is the value of DAC fine gain control [3:0].
GAIN
The full-scale output current range of the AD9878 is 4 to
20 mA. Full-scale output currents outside this range degrade
SFDR performance. SFDR is also slightly affected by output
matching—that is, the two outputs should be terminated equally
for best SFDR performance. The output load should be located
as close as possible to the AD9878 package to minimize stray
capacitance and inductance. The load can be a simple resistor to
ground, an op amp current-to-voltage converter, or a transformer-
coupled circuit. It is best not to directly drive a highly reactive
load, such as an LC filter. Driving an LC filter without a
clock
SYSCLK
transformer requires that the filter be doubly terminated for
best performance—that is, both the filter input and output should
be resistively terminated with the appropriate values. The parallel
combination of the two terminations determines the load that
the AD9878 sees for signals within the filter pass band. For
example, a 50 Ω terminated input/output low-pass filter looks
clock
SYSCLK
like a 25 Ω load to the AD9878. The output compliance voltage
of the AD9878 is −0.5 V to +1.5 V. Any signal developed at the
cycles) to
MCLK
DAC output should not exceed 1.5 V; otherwise, signal distortion
results. Furthermore, the signal can extend below ground as much
as 0.5 V without damage or signal distortion. The AD9878 true
and complement outputs can be differentially combined for
cycles).
MCLK
common-mode rejection using a broadband 1:1 transformer.
Using a grounded center tap results in signals at the AD9878 DAC
output pins that are symmetrical about ground. As previously
mentioned, by differentially combining the two signals, the user
can provide some degree of common-mode signal rejection.
A differential combiner can consist of a transformer or an
op amp. The object is to combine or amplify the difference
between only two signals and to reject any common—usually
undesirable—characteristics, such as 60 Hz hum or clock
feedthrough, that is equally present on both signals.
resistor at Pin 49 and
Connecting the AD9878 true and complement outputs to the
differential inputs of the programmable gain cable drivers
AD8321/AD8323 or AD8322/AD8327 (see Figure 27)
provides an optimized solution for the standard compliant
cable modem upstream channel. The cable driver’s gain
can be programmed through a direct 3-wire interface
using the AD9878 profile registers.
)
20
PROGRAMMING THE AD8321/AD8323 OR
AD8322/AD8327/AD8238 CABLE-DRIVER
AMPLIFIERS
Users can program the gain of the AD832x family of cable-driver
amplifiers via the AD9878 cable amplifier control interface. Two
(one per profile) 8-bit registers within the AD9878 store the gain
value to be written to the serial 3-wire port. Typically, either the
AD8321/AD8323 or AD8322/AD8327 variable gain cable
amplifiers are connected to the chip’s 3-wire cable amplifier
Rev. A | Page 23 of 36
AD9878
AD832x
LOW-PASS
DAC
Tx
FILTER
3
CA
CA_EN
VARIABLE GAIN
CA_DATA
CA_CLK
CABLE DRIVER
AMPLIFIER
Figure 27. Cable Amplifier Connection
AD9878
75Ω

Related parts for AD9878BST

Part Number DescriptionManufacturer Datasheet
AD9878BSTZ  AD9878BSTZ IC,MODEM CIRCUIT,ANALOG FRONT END,CMOS,QFP,100PIN,PLASTIC Analog Devices Inc
  AD9878BSTRL IC FRONT-END MIXED-SGNL 100-LQFP Analog Devices Inc
AD9875BST  AD9875BST IC 10BIT MODEM MXFE 48-LQFP Analog Devices Inc
AD9876ABST  AD9876ABST IC 12BIT MODEM MXFE 48-LQFP Analog Devices Inc
AD9876ABSTRL  AD9876ABSTRL IC 12BIT MODEM MXFE 48-LQFP TR Analog Devices Inc
  AD9879BS IC FRONT-END MIXED-SGNL 100-MQFP Analog Devices Inc
  AD9877ABS IC MXFE CABLE MODEM 100-MQFP Analog Devices Inc
AD9879BSZ  AD9879BSZ IC,MODEM CIRCUIT,ANALOG FRONT END,CMOS,QFP,100PIN,PLASTIC Analog Devices Inc
  AD9875BSTZ Analog Devices Inc
AD9874ABST  AD9874ABST IC IF DIGIT SUBSYSTEM 48-LQFP Analog Devices Inc
  AD9870AST Analog Devices Inc
  AD9876BST Analog Devices Inc
AD9875BSTRL  AD9875BSTRL IC 10BIT MODEM MXFE 48-LQFP Analog Devices Inc
AD9874ABSTRL  AD9874ABSTRL IC,RF/Baseband Circuit,BICMOS,QFP,48PIN,PLASTIC Analog Devices Inc
AD9877ABSZ  AD9877ABSZ AFE FOR CABLE SETTOP BOX Gen 2 Analog Devices Inc