LTC2447IUHF#PBF Linear Technology, LTC2447IUHF#PBF Datasheet
LTC2447IUHF#PBF
Specifications of LTC2447IUHF#PBF
Available stocks
Related parts for LTC2447IUHF#PBF
LTC2447IUHF#PBF Summary of contents
Page 1
... Additionally mode can be selected for any speed-enabling output rates up to 8kHz with one cycle of latency. , LTC and LT are registered trademarks of Linear Technology Corporation. Protected by U.S. Patents, including 6140950, 6169506, 6208279, 6411242, 6639526 LTC2446 CS SDI ∆ ...
Page 2
LTC2446/LTC2447 ABSOLUTE AXI U RATI GS Supply Voltage ( GND .......................– 0. Analog Input Pins Voltage to GND .................................... – 0. Reference Input Pins Voltage to GND .................................... – 0.3V ...
Page 3
ELECTRICAL CHARACTERISTICS temperature range, otherwise specifications are at T PARAMETER CONDITIONS 0.1V ≤ V Resolution (No Missing Codes) Integral Nonlinearity V = 5V, REF CC + REF = 2.5V, REF 2.5V ≤ REF Offset Error GND ≤ IN 2.5V ≤ ...
Page 4
LTC2446/LTC2447 U U DIGITAL I PUTS A D DIGITAL OUTPUTS operating temperature range, otherwise specifications are at T SYMBOL PARAMETER V High Level Input Voltage IH CS Low Level Input Voltage IL CS High ...
Page 5
CHARACTERISTICS range, otherwise specifications are at T SYMBOL PARAMETER D Internal SCK Duty Cycle ISCK f External SCK Frequency Range ESCK t External SCK Low Period LESCK t External SCK High Period HESCK t Internal ...
Page 6
LTC2446/LTC2447 CTIO S – 0. 0.3V. Within these limits, the two selected CC + – inputs (IN and IN ) provide a bipolar input range (V + – IN – ...
Page 7
CTIO AL BLOCK DIAGRA + V REF01 – V REF01 • • • REF67 – V REF67 + V REFG – V REFG CH0 CH1 • • • CH7 COM GND TEST CIRCUITS SDO 1.69k ...
Page 8
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO sleep state. While in this sleep state, power consumption is reduced below 10µA. The part remains in the sleep state as long HIGH. The conversion result is held indefinitely ...
Page 9
U U APPLICATIO S I FOR ATIO convert the bipolar differential input signal, V – + – IN (where IN and IN are the selected input channels), from – – 0.5 • +FS = 0.5 • ...
Page 10
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO SCK SDI BIT 31 BIT 30 BIT 29 Hi-Z SDO EOC “0” SIG BUSY Figure 3. SDI Speed/Resolution, Channel Selection, and Data Output Timing rising ...
Page 11
U U APPLICATIO S I FOR ATIO Serial Clock Input/Output (SCK) The serial clock signal present on SCK (Pin 38) is used to synchronize the data transfer. Each bit of data is shifted out the SDO pin on the falling ...
Page 12
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO Table 3. Channel Selection for the LTC2446/LTC2447 MUX ADDRESS ODD/ SGL SIGN GLBL – ...
Page 13
U U APPLICATIO S I FOR ATIO Table 4. LTC2446/LTC2447 Speed/Resolution Selection OSR3 OSR2 OSR1 OSR0 TWOX ...
Page 14
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO Speed Multiplier Mode In addition to selecting the speed/resolution, a speed multiplier mode is used to double the output rate while maintaining the selected resolution. The last bit of the 5-bit speed/resolution ...
Page 15
U U APPLICATIO S I FOR ATIO External Serial Clock, Single Cycle Operation (SPI/MICROWIRE Compatible) This timing mode uses an external serial clock to shift out the conversion result and a CS signal to monitor and control the state of ...
Page 16
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO As described above, CS may be pulled LOW at any time in order to monitor the conversion status on the SDO pin. Typically, CS remains LOW during the data output state. However, ...
Page 17
U U APPLICATIO S I FOR ATIO External Serial Clock, 3-Wire I/O This timing mode utilizes a 3-wire serial I/O interface. The conversion result is shifted out of the device by an exter- nally generated serial clock (SCK) signal, see ...
Page 18
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO Internal Serial Clock, Single Cycle Operation This timing mode uses an internal serial clock to shift out the conversion result and a CS signal to monitor and control the state of the ...
Page 19
U U APPLICATIO S I FOR ATIO If CS remains LOW longer than t EOCtest edge of SCK will occur and the conversion result is serially shifted out of the SDO pin. The data output cycle begins on this first ...
Page 20
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO Internal Serial Clock, 3-Wire I/O, Continuous Conversion This timing mode uses a 3-wire, all output (SCK and SDO) interface. The conversion result is shifted out of the device by an internally generated ...
Page 21
U U APPLICATIO S I FOR ATIO Normal Mode Rejection and Antialiasing One of the advantages delta-sigma ADCs offer over con- ventional ADCs is on-chip digital filtering. Combined with a large oversampling ratio, the LTC2446/LTC2447 signifi- cantly simplify antialiasing filter ...
Page 22
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO offset and full-scale performance remain unchanged as does the first multiple The sample rate f and NULL f , may also be adjusted driving the ...
Page 23
U U APPLICATIO S I FOR ATIO RATIOMETRIC BRIDGE ABSOLUTE vs V REFG Figure 15. Versatile 4-Way Multiplexer Measures Multiple Ratiometric/Absolute Sensors REF R (TYP LEAK 500Ω REF I LEAK V CC ...
Page 24
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO Table 7. Performance vs Over-Sample Ratio OVER- SAMPLE *RMS *RMS ENOB RATIO NOISE NOISE (V = 5V) REF (OSR) LTC2446 LTC2447 LTC2446 LTC2447 64 23µV 23µV 17 128 4.5µV 3.5µV 20.1 256 ...
Page 25
U U APPLICATIO S I FOR ATIO Automatic Offset Calibration of External Buffers/Amplifiers The LTC2447 enables an external amplifier to be inserted between the multiplexer output and the ADC input. This enables one external buffer/amplifier circuit to be shared between ...
Page 26
LTC2446/LTC2447 U U APPLICATIO S I FOR ATIO Figure 18a is a standard 350Ω, voltage excited strain gauge with sense wires for the excitation voltage. REF01 – REF01 sense the excitation voltage at the gauge, compen- sating for voltage drop ...
Page 27
... DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen- tation that the interconnection of its circuits as described herein will not infringe on existing patent rights. U UHF Package 38-Lead Plastic QFN (5mm × ...
Page 28
... V REF67 24467 F18 GND Noise 0.01Hz to 10Hz P-P Noise, 0.12LBS INL, 0.006LBS Offset, 200µA Noise at 880Hz, 200nV Noise at 6.9Hz, RMS Noise at 1.76kHz, 200nV Noise at 13.8Hz, RMS LT/LT 0905 REV A • PRINTED IN USA © LINEAR TECHNOLOGY CORPORATION 2004 24467fa ...