AD1671KP Analog Devices Inc, AD1671KP Datasheet
AD1671KP
Specifications of AD1671KP
Available stocks
Related parts for AD1671KP
AD1671KP Summary of contents
Page 1
FEATURES Conversion Time: 800 ns 1.25 MHz Throughput Rate Complete: On-Chip Sample-and-Hold Amplifier and Voltage Reference Low Power Dissipation: 570 mW No Missing Codes Guaranteed Signal-to-Noise Plus Distortion Ratio f = 100 kHz Pin Configurable Input ...
Page 2
AD1671–SPECIFICATIONS DC SPECIFICATIONS ( MIN Parameter RESOLUTION CONVERSION TIME ACCURACY Integral Nonlinearity (INL) (S Grade) Differential Nonlinearity (DNL) No Missing Codes 1 Unipolar Offsets (+ Bipolar Zero (+ Gain Error (+ ...
Page 3
T MIN AC SPECIFICATIONS f = 1OO kHz, unless otherwise noted) lNPUT Parameter SIGNAL-TO-NOISE PLUS DISTORTION RATIO (S –0.5 dB Input –20 dB Input EFFECTIVE NUMBER OF BITS (ENOB) TOTAL HARMONIC DISTORTION (THD) PEAK SPURIOUS OR ...
Page 4
AD1671 Symbol Pin No. Type Name and Function ACOM 27 P Analog Ground. AIN 22 Analog Inputs, AIN1 and AIN2. The AD1671 can be pin strapped for four input ranges: Range 0 to +2 ...
Page 5
... Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. REV. B Max Units 1 Model +6.5 Volts +0.5 Volts AD1671JQ +6.5 Volts AD1671KQ +1.0 Volts AD1671JP +6.5 Volts AD1671KP V + 0.5 Volts AD1671AQ LOGIC V + 0.5 Volts AD1671AP CC +11.0 Volts AD1671SQ V + 0.5 Volts CC NOTES +150 C ...
Page 6
AD1671 DEFINITIONS OF SPECIFICATIONS INTEGRAL NONLINEARITY (INL) Integral nonlinearity refers to the deviation of each individual code from a line drawn from “zero” through “full scale.” The point used as “zero” occurs 1/2 LSB (1.22 mV for ...
Page 7
THEORY OF OPERATION The AD1671 uses a successive subranging architecture. The analog-to-digital conversion takes place in four independent steps or flashes. The sampled analog input signal is subranged to an intermediate residue voltage for the final 12-bit result by utilizing ...
Page 8
AD1671 Figure 4 plots both S/(N+D) and Effective Number of Bits (ENOB) for a 100 kHz input signal sampled from 666 kHz to 1.25 MHz. 72.5 72 71.5 71 70.5 70 69.5 69 68.5 68 666 714 769 833 909 ...
Page 9
Table list of grounding and decoupling rules that should be reviewed before laying out a printed circuit board. Table I. Grounding and Decoupling Guidelines Power Supply Decoupling Comment Capacitor Values 0.1 F (Ceramic) and 1 F (Tantalum) ...
Page 10
AD1671 UNIPOLAR ( +2.5 V) CALIBRATION The connections for the +2.5 V input range calibration is shown in Figure 11. Figure 11 shows an example of how the offset error can be trimmed in front ...
Page 11
Input Range +2 –2 +2.5 V Offset Binary – –2 +2.5 V Twos Complement – NOTES 1 Voltages listed ...
Page 12
AD1671 APPLICATIONS AD1671 TO ADSP-2100A Figure 16 demonstrates the AD1671 to ADSP-2100A interface. The 2100A with a clock frequency of 12.5 MHz can execute an instruction in one 80 ns cycle. The AD1671 is configured to perform continuous time sampling. ...
Page 13
Parts List Reference Designator R1, R2 R3, R4 R9, R11 R10 R12 R13 R14 R15–R28 C1, C3, C5 C2, C4, C6, C8, C10 C7, C9, C15, C16 C11, C12, C13, C14, C17 C18 C19–C22 C23 C24 ...
Page 14
AD1671 Figure 18. AD1671/EB PCB Layout—Silkscreen Layer –14– REV. B ...
Page 15
Figure 19. AD1671/EB PCB Layout—Component Side REV. B Figure 20. AD1671/EB PCB Layout—Solder Side –15– AD1671 ...
Page 16
AD1671 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead PLCC (P-28A) Package 28-Pin Cerdip (Q-28) Package –16– REV. B ...