AD10465AZ Analog Devices Inc, AD10465AZ Datasheet - Page 14

no-image

AD10465AZ

Manufacturer Part Number
AD10465AZ
Description
IC ADC DUAL 14BIT 68-CLCC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD10465AZ

Rohs Status
RoHS non-compliant
Number Of Bits
14
Sampling Rate (per Second)
65M
Data Interface
Parallel
Number Of Converters
2
Power Dissipation (max)
3.9W
Voltage Supply Source
Analog and Digital, Dual ±
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
68-CLCC
AD10465
POWER SUPPLIES
Care should be taken when selecting a power source. Linear
supplies are strongly recommended. Switching supplies tend to
have radiated components that can be “received” by the
AD10465. Each of the power supply pins should be decoupled
as closely to the package as possible using 0.1 μF chip
capacitors.
The AD10465 has separate digital and analog power supply
pins. The analog supplies are denoted AV
supply pins are denoted DV
separate power supplies. This is because the fast digital output
swings can couple switching current back into the analog sup-
plies. Note that AV
AD10465 is specified for DV
supply for digital ASICs.
OUTPUT LOADING
Care must be taken when designing the data receivers for the
AD10465. The digital outputs drive an internal series resistor (for
example, 100 Ω) followed by a gate, such as the 75LCX574. To
minimize capacitive loading, there should only be one gate on each
output pin. An example of this is shown in the evaluation board
schematic shown in Figure 26. The digital outputs of the AD10465
have a constant output slew rate of 1 V/ns. A typical CMOS gate
combined with a PCB trace has a load of approximately 10 pF.
Therefore, as each bit switches, 10 mA (10 pF × 1 V ÷1 ns) of
dynamic current per bit flows in or out of the device. A full-scale
transition can cause up to 140 mA (14 bits ×10 mA/bit) of current
flow through the output stages. These switching currents are
confined between ground and the DV
should be avoided because they can appreciably add to the dynamic
switching currents of the AD10465. It should also be noted that
extra capacitive loading increases output timing and invalidates
timing specifications. Digital output timing is guaranteed with
10 pF loads.
CC
must be held within 5% of 5 V. The
CC
CC
. AV
= 3.3 V as this is a common
CC
CC
and DV
pin. Standard TTL gates
CC
and the digital
CC
should be
Rev. A | Page 14 of 24
LAYOUT INFORMATION
The schematic of the evaluation board (see Figure 24)
represents a typical implementation of the AD10465. The
pinout of the AD10465 is very straightforward and facilitates
ease of use and the implementation of high frequency/high
resolution design practices. It is recommended that high quality
ceramic chip capacitors be used to decouple each supply pin to
ground directly at the device. All capacitors can be standard
high quality ceramic chip capacitors.
Care should be taken when placing the digital output runs.
Because the digital outputs have such a high slew rate, the
capacitive loading on the digital outputs should be minimized.
Circuit traces for the digital outputs should be kept short and
connect directly to the receiving gate. Internal circuitry buffers
the outputs of the ADC through a resistor network to eliminate
the need to externally isolate the device from the receiving gate.

Related parts for AD10465AZ