IC ADC 10BIT SERIAL 20-SSOP

 

MAX192BCAP+T

Manufacturer Part NumberMAX192BCAP+T
DescriptionIC ADC 10BIT SERIAL 20-SSOP
ManufacturerMaxim Integrated Products
TypeData Acquisition System (DAS), ADC
MAX192BCAP+T datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of MAX192BCAP+T

Resolution (bits)10 bSampling Rate (per Second)133k
Data InterfaceSerialVoltage Supply SourceSingle Supply
Voltage - Supply±5VOperating Temperature0°C ~ 70°C
Mounting TypeSurface MountPackage / Case20-SSOP
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
Page 11/24

Download datasheet (202Kb)Embed
PrevNext
MAX192
0V TO
4.096V
CH7
ANALOG
0.01 F
INPUT
REFADJ
VREF
C2
C1
0.01 F
4.7 F
+2.5V
+2.5V
REFERENCE
* FULL-SCALE ANALOG INPUT, CONVERSION RESULT = $FFF (HEX)
**OPTIONAL. A POTENTIOMETER MAY BE USED IN PLACE OF THE REFERENCE FOR TEST PURPOSES.
Figure 5. Quick-Look Circuit
In external clock mode, the external clock not only
shifts data in and out, it also drives the analog-to-digital
conversion steps. SSTRB pulses high for one clock
period after the last bit of the control byte.
Successive-approximation bit decisions are made and
appear at DOUT on each of the next 12 SCLK falling
edges (see Figure 6). The first 10 bits are the true data
bits, and the last two are sub-LSB bits.
SSTRB and DOUT go into a high-impedance state when
CS goes high; after the next CS falling edge, SSTRB will
output a logic low. Figure 8 shows the SSTRB timing in
external clock mode.
The conversion must complete in some minimum time, or
else droop on the sample-and-hold capacitors may
degrade conversion results. Use internal clock mode if the
clock period exceeds 10µs, or if serial-clock interruptions
could cause the conversion interval to exceed 120µs.
______________________________________________________________________________________
Low-Power, 8-Channel,
V
+5V
DD
0.1 F
DGND
AGND
AGND
CS
SCLK
2MHz
+5V
DIN
OSCILLATOR
DOUT
SSTRB
SHDN
N.C.
**
External Clock
In internal clock mode, the MAX192 generates its own
conversion clock internally. This frees the microproces-
sor from the burden of running the SAR conversion
clock, and allows the conversion results to be read
back at the processor’s convenience, at any clock rate
from zero to typically 10MHz. SSTRB goes low at the
start of the conversion and then goes high when the
conversion is complete. SSTRB will be low for a maxi-
mum of 10µs, during which time SCLK should remain
low for best noise performance. An internal register
stores data when the conversion is in progress. SCLK
clocks the data out at this register at any time after the
conversion is complete. After SSTRB goes high, the
next falling clock edge will produce the MSB of the
conversion at DOUT, followed by the remaining bits in
MSB-first format (Figure 9). CS does not need to be
held low once a conversion is started.
Serial 10-Bit ADC
OSCILLOSCOPE
CH4
CH3
CH1
CH2
Internal Clock
SCLK
SSTRB
DOUT*
11