MCP4332-503E/ST

Manufacturer Part NumberMCP4332-503E/ST
DescriptionIC DGTL POT QUAD 50K 14TSSOP
ManufacturerMicrochip Technology
MCP4332-503E/ST datasheet
 


Specifications of MCP4332-503E/ST

Taps129Resistance (ohms)50K
Number Of Circuits4Temperature Coefficient150 ppm/°C Typical
Memory TypeVolatileInterfaceSPI Serial
Voltage - Supply1.8 V ~ 5.5 VOperating Temperature-40°C ~ 125°C
Mounting TypeSurface MountPackage / Case14-TSSOP
Resistance In Ohms50KLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Page 55/88

Download datasheet (6Mb)Embed
PrevNext
7.5
Write Data
Normal and High Voltage
The Write command is a 16-bit command. The format
of the command is shown in
Figure
7-2.
A Write command to a volatile memory location
changes that location after a properly formatted Write
command (16-clock) have been received.
COMMAND BYTE
A
A
A
A
0
0
D
D
SDI
D
D
D
D
9
8
3
2
1
0
1
1
1
1
1
1
1
1
SDO
1
1
1
1
1
1
0
0
Note 1: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR
condition is cleared (the CS pin is forced to the inactive state).
FIGURE 7-2:
Write Command – SDI and SDO States.
 2010 Microchip Technology Inc.
MCP433X/435X
7.5.1
SINGLE WRITE TO VOLATILE
MEMORY
The write operation requires that the CS pin be in the
active state (V
IL
the inactive state (V
(V
). The 16-bit Write command (command byte and
IL
data byte) is then clocked in on the SCK and SDI pins.
Once all 16 bits have been received, the specified
volatile address is updated. A write will not occur if the
write command isn’t exactly 16 clocks pulses. This
protects against system issues from corrupting the
nonvolatile memory locations.
Figure 6-2
and
for a single write.
DATA BYTE
D
D
D
D
D
D
D
D
7
6
5
4
3
2
1
0
1 Valid Address/Command combination
1
1
1
1
1
1
1
0 Invalid Address/Command combination
0
0
0
0
0
0
0
or V
). Typically, the CS pin will be in
IHH
) and is driven to the active state
IH
Figure 6-3
show possible waveforms
(1)
DS22242A-page 55