AD5175BRMZ-10 Analog Devices Inc, AD5175BRMZ-10 Datasheet
AD5175BRMZ-10
Specifications of AD5175BRMZ-10
Available stocks
Related parts for AD5175BRMZ-10
AD5175BRMZ-10 Summary of contents
Page 1
FEATURES Single-channel, 1024-position resolution 10 kΩ nominal resistance 50-times programmable (50-TP) wiper memory Rheostat mode temperature coefficient: 35 ppm/°C 2 5.5 V single-supply operation ±2 ±2.75 V dual-supply operation for ac or bipolar operations 2 I ...
Page 2
AD5175 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Electrical Characteristics ............................................................. 3 Interface Timing Specifications .................................................. 4 Absolute Maximum Ratings ............................................................ 6 ...
Page 3
SPECIFICATIONS ELECTRICAL CHARACTERISTICS Table 1. Parameter DC CHARACTERISTICS—RHEOSTAT MODE Resolution 2, 3 Resistor Integral Nonlinearity 2 Resistor Differential ...
Page 4
AD5175 Parameter 4, 10 DYNAMIC CHARACTERISTICS Bandwidth Total Harmonic Distortion Resistor Noise Density 1 Typical specifications represent average readings at 25° Resistor position nonlinearity error (R-INL) is the deviation from the ideal value measured between the maximum resistance ...
Page 5
Parameter Conditions t RDAC_R-PERF t RDAC_NORMAL t MEMORY_READ t MEMORY_PROGRAM t RESET t 6 POWER-UP 1 Maximum bus capacitance is limited to 400 pF. 2 The SDA and SCL timing is measured with the input filters enabled. Switching off ...
Page 6
AD5175 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 3. Parameter V to GND GND GND A W Digital Input and Output Voltage to ...
Page 7
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS ADDR DD AD5175 SCL SDA TOP VIEW RESET SS (Not to Scale) EXT_CAP 5 GND 6 Figure 4. MSOP ...
Page 8
AD5175 TYPICAL PERFORMANCE CHARACTERISTICS 0.8 +25°C –40°C 0.6 +125°C 0.4 0.2 0 –0.2 –0.4 –0.6 0 128 256 384 512 640 CODE (Decimal) Figure 6. R-INL in Normal Mode vs. Code vs. Temperature 0.4 +25°C –40°C 0.3 +125°C 0.2 0.1 ...
Page 9
FREQUENCY (Hz) Figure 12. Bandwidth vs. Frequency vs. Code ...
Page 10
AD5175 1.0 0.5 0 –0.5 –1.0 –1.5 – TIME (µs) Figure 18. Digital Feedthrough 0.006 0.005 0.004 0.003 0.002 0.001 0 –0.001 ±2. 200µA AW –0.002 ...
Page 11
TEST CIRCUITS Figure 20 to Figure 24 define the test conditions used in the Specifications section. DUT Figure 20. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL CODE = 0x00 DUT I ...
Page 12
AD5175 THEORY OF OPERATION The AD5175 is designed to operate as a true variable resistor for analog signals within the terminal voltage range of V < The RDAC register contents determine the resistor wiper DD position. The RDAC ...
Page 13
WRITE OPERATION It is possible to write data for the RDAC register or the control register. When writing to the AD5175, the user must begin with a start command followed by an address byte ( 0), after which ...
Page 14
AD5175 1 SCL 1 SDA 0 0 START BY MASTER SERIAL BUS ADDRESS BYTE SCL (CONTINUED) SDA (CONTINUED) SCL (CONTINUED) SDA (CONTINUED) SCL (CONTINUED) SDA (CONTINUED R ACK. BY AD5175 FRAME 1 ...
Page 15
READ OPERATION When reading data back from the AD5175, the user must first issue a readback command to the device, this begins with a start command followed by an address byte ( 0), after which the AD5175 acknowledges ...
Page 16
AD5175 RDAC REGISTER The RDAC register directly controls the position of the digital rheostat wiper. For example, when the RDAC register is loaded with all 0s, the wiper is connected to Terminal A of the variable resistor possible ...
Page 17
Table 8. Write and Read to RDAC and 50-TP Memory 1 DIN SDO Action 0x1C03 0xXXXX Enable update of wiper position and 50-TP memory contents through digital interface. 0x0500 0x1C03 Write 0x100 to the RDAC register, wiper moves to ¼ ...
Page 18
AD5175 50-TP MEMORY WRITE-ACKNOWLEDGE POLLING After each write operation to the 50-TP registers, an internal 2 write cycle begins. The I C interface of the device is disabled. To determine if the internal write cycle is complete and the 2 ...
Page 19
Calculate the Actual End-to-End Resistance The resistance tolerance is stored in the internal memory during factory testing. The actual end-to-end resistance can, therefore, be calculated (which is valuable for calibration, tolerance matching, and precision applications). The resistance tolerance in percentage ...
Page 20
... PLANE IDENTIFIER ORDERING GUIDE 1 Model R (kΩ) Resolution AB AD5175BRMZ-10 10 1,024 AD5175BRMZ-10-RL7 10 1,024 AD5175BCPZ-10-RL7 10 1,024 RoHS Compliant Part refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors). ©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. ...