AD5232BRU100-REEL7

Manufacturer Part NumberAD5232BRU100-REEL7
DescriptionIC DGTL POT DUAL 256POS 16-TSSOP
ManufacturerAnalog Devices Inc
AD5232BRU100-REEL7 datasheet
 


Specifications of AD5232BRU100-REEL7

Rohs StatusRoHS non-compliantTaps256
Resistance (ohms)100KNumber Of Circuits2
Temperature Coefficient600 ppm/°C TypicalMemory TypeNon-Volatile
Interface4-Wire SPI SerialVoltage - Supply2.7 V ~ 5.5 V, ±2.25 V ~ 2.75 V
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Package / Case16-TSSOPResistance In Ohms100K
Number Of Elements2# Of Taps256
Resistance (max)100KOhmPower Supply RequirementSingle/Dual
Interface TypeSerial (4-Wire/SPI)Single Supply Voltage (typ)3/5V
Dual Supply Voltage (typ)±2.5VSingle Supply Voltage (min)2.7V
Single Supply Voltage (max)5.5VDual Supply Voltage (min)±2.25V
Dual Supply Voltage (max)±2.75VOperating Temp Range-40C to 85C
Operating Temperature ClassificationIndustrialMountingSurface Mount
Pin Count16For Use WithEVAL-AD5232-10EBZ - BOARD EVALUATION FOR AD5232-10
Other namesAD5232BRU100REEL7  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
Page 16/24

Download datasheet (988Kb)Embed
PrevNext
AD5232
Command bits are identified as Cx, address bits are Ax, and
data bits are Dx. The command instruction codes are defined
in Table 8. The SDO output shifts out the last eight bits of data
clocked into the serial register for daisy-chain operation, with
the following exception: after Command Instruction 9 or Com-
mand Instruction 10, the selected internal register data is present
in Data Byte 0. The command instructions following Command
Instruction 9 and Command Instruction 10 must be full 16-bit
Table 7. 16-Bit Serial Data Word
MSB
B15
B14
B13
B12
C3
C2
C1
C0
Table 8. Instruction/Operation Truth Table
Instruction Byte 1
Comm.
B15
Inst.
No.
C3
C2
C1
C0
A3
0
0
0
0
0
X
1
0
0
0
1
0
2
0
0
1
0
0
3
0
0
1
1
4
0
1
0
0
0
5
0
1
0
1
X
6
0
1
1
0
0
7
0
1
1
1
X
8
1
0
0
0
0
9
1
0
0
1
10
1
0
1
0
0
11
1
0
1
1
0
12
1
1
0
0
0
13
1
1
0
1
X
14
1
1
1
0
0
15
1
1
1
1
X
data-words to completely clock out the contents of the serial
register. The RDACx register is a volatile scratch pad register
that is refreshed at power-on from the corresponding nonvol-
atile EEMEMx register. The increment, decrement, and shift
command instructions ignore the contents of Data Byte 0 in the
shift register. Execution of the operation noted in Table 8 occurs
when the CS strobe returns to logic high. Execution of an NOP
instruction minimizes power dissipation.
B11
B10
B9
B8
B7
A3
A2
A1
A0
D7
Data Byte 0
B8
B7
A2
A1
A0
D7
D6
D5
D4
X
X
X
X
X
X
X
0
0
A0
X
X
X
X
0
0
A0
X
X
X
X
ADDR
D7
D6
D5
D4
0
0
A0
X
X
X
X
X
X
X
X
X
X
X
0
0
A0
X
X
X
X
X
X
X
X
X
X
X
0
0
0
X
X
X
X
ADDR
X
X
X
X
0
0
A0
X
X
X
X
0
0
A0
D7
D6
D5
D4
0
0
A0
X
X
X
X
X
X
X
X
X
X
X
0
0
A0
X
X
X
X
X
X
X
X
X
X
X
Rev. A | Page 16 of 24
B6
B5
B4
B3
B2
D6
D5
D4
D3
D2
B0
D3
D2
D1
D0
Operation
X
X
X
X
No operation (NOP). Do nothing.
X
X
X
X
Write contents of EEMEM (A0) to
the RDAC (A0) register. This com-
mand leaves the device in the read
program power state. To return
the part to the idle state, perform
Command Instruction 0 (NOP).
X
X
X
X
Save wiper setting. Write
contents of RDAC (ADDR) to
EEMEM (A0).
D3
D2
D1
D0
Write contents of Serial Register
Data Byte 0 to EEMEM (ADDR).
X
X
X
X
Decrement 6 dB right shift con-
tents of RDAC (A0). Stops at all 0s.
X
X
X
X
Decrement all 6 dB right shift
contents of all RDAC registers.
Stops at all 0s.
X
X
X
X
Decrement contents of RDAC (A0)
by 1. Stops at all 0s.
X
X
X
X
Decrement contents of all RDAC
registers by 1. Stops at all 0s.
X
X
X
X
Reset. Load all RDACs with their
corresponding, previously saved
EEMEM values.
X
X
X
X
Write contents of EEMEM(ADDR)
to Serial Register Data Byte 0.
X
X
X
X
Write contents of RDAC (A0) to
Serial Register Data Byte 0.
D3
D2
D1
D0
Write contents of Serial Register
Data Byte 0 to RDAC (A0).
X
X
X
X
Increment 6 dB left shift contents
of RDAC (A0). Stops at all 1s.
X
X
X
X
Increment all 6 dB left shift
contents of all RDAC registers.
Stops at all 1s.
X
X
X
X
Increment contents of RDAC (A0)
by 1. Stops at all 1s.
X
X
X
X
Increment contents of all RDAC
registers by 1. Stops at all 1s.
LSB
B1
B0
D1
D0