DS1267S-100 Maxim Integrated Products, DS1267S-100 Datasheet

IC POT DUAL DIGITAL 100K 16-SOIC

DS1267S-100

Manufacturer Part Number
DS1267S-100
Description
IC POT DUAL DIGITAL 100K 16-SOIC
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS1267S-100

Taps
256
Resistance (ohms)
100K
Number Of Circuits
2
Temperature Coefficient
750 ppm/°C Typical
Memory Type
Volatile
Interface
3-Wire Serial
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (0.300", 7.5mm Width)
Resistance In Ohms
100K
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
DS1267S100

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS1267S-100
Manufacturer:
DALLAS
Quantity:
4 218
Part Number:
DS1267S-100
Manufacturer:
DALLAS
Quantity:
1 459
Part Number:
DS1267S-100
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS1267S-100+
Manufacturer:
Maxim
Quantity:
565
Part Number:
DS1267S-100+
Manufacturer:
Maxim
Quantity:
13 725
FEATURES
§ Ultra-low power consumption, quiet,
§ Two digitally controlled, 256-position
§ Serial port provides means for setting and
§ Resistors can be connected in series to
§ 14-pin DIP, 16-pin SOIC, 20-pin TSSOP
§ Resistive elements are temperature
§ Standard resistance values:
§ Operating Temperature Range:
PIN DESCRIPTIONS
L0, L1
H0, H1
W0, W1 - Wiper Terminal of Resistor
V
S
DQ
CLK
C
V
GND
NC
www.dalsemi.com
RST
OUT
OUT
B
CC
pumpless design
potentiometers
reading both potentiometers
provide increased total resistance
packages
compensated to ±0.3 LSB relative linearity
– DS1267-10 ~ 10 k
– DS1267-50 ~ 50 k
– DS1267-100 ~ 100 k
Industrial: -40°C to +85°C
- Low End of Resistor
- High End of Resistor
- Substrate Bias Voltage
- Stacked Configuration Output
- Serial Port Reset Input
- Serial Port Data Input
- Serial Port Clock Input
- Cascade Port Output
- +5 Volt Supply
- Ground
- No Internal Connection
Dual Digital Potentiometer Chip
1 of 12
PIN ASSIGNMENT
GND
RST
GND
CLK
GND
RST
CLK
RST
CLK
W1
NC
VB
W1
NC
W1
NC
H1
NC
VB
VB
L1
H1
H1
L1
L1
See Mech. Drawings Section
See Mech. Drawings Section
20-Pin TSSOP (173-mil)
14-Pin DIP (300-mil)
16-Pin SOIC (300-mil)
1
8
6
2
3
4
5
7
1
6
1
10
8
9
2
3
4
5
7
2
3
4
5
6
7
12
13
14
12
11
10
20
18
17
16
15
14
11
13
19
8
9
10
16
15
14
13
12
11
9
W0
L0
C
NC
W0
H0
S
DQ
NC
L0
C
NC
DQ
V
H0
V
S
OUT
OUT
OUT
CC
CC
OUT
DS1267
S
H0
L0
DQ
NC
C
V
W0
OUT
CC
OUT
102199

Related parts for DS1267S-100

DS1267S-100 Summary of contents

Page 1

FEATURES § Ultra-low power consumption, quiet, pumpless design § Two digitally controlled, 256-position potentiometers § Serial port provides means for setting and reading both potentiometers § Resistors can be connected in series to provide increased total resistance § 14-pin ...

Page 2

DESCRIPTION The DS1267 Dual Digital Potentiometer Chip consists of two digitally controlled, solid-state potentiometers. Each potentiometer is composed of 256 resistive sections. Between each resistive section and both ends of the potentiometer are tap points which are accessible to the ...

Page 3

DS1267 BLOCK DIAGRAM Figure 1 I/O SHIFT REGISTER Figure 2 Transmission of data always begins with the stack select bit followed by the potentiometer-1 wiper position value and lastly the potentiometer-0 wiper position value. When wiper position data is to ...

Page 4

... CASCADE OPERATION A feature of the DS1267 is the ability to control multiple devices from a single processor. Multiple DS1267s can be linked or daisy-chained as shown in Figure data bit is entered into the I/O shift register of the DS1267 a bit will appear at the C The stack select bit of the DS1267 will always be the first out the part at the beginning of a transaction. ...

Page 5

... When the CLK input transitions low to high, bit 17 is loaded into the first position of the I/O shift register and bit 16 becomes present bits (or 17 times the number of DS1267s in the daisy chain), the data has shifted completely around and back to its original position. When same as before the read occurred) is loaded into the wiper-0, wiper-1, and stack select bit I/O register ...

Page 6

LINEARITY MEASUREMENT CONFIGURATION Figure 5 NOTE: In this setup, a ±2% delta in total resistance would cause a ±2.5 MI error. DS1267 ABSOLUTE AND RELATIVE LINEARITY Figure 6 TYPICAL APPLICATION CONFIGURATIONS Figures 7 and 8 show two ...

Page 7

INVERTING VARIABLE GAIN AMPLIFIER Figure 7 FIX GAIN ATTENUATOR Figure DS1267 102199 ...

Page 8

ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground (VB=GND) Voltage on Resistor Pins when VB=-5.5V Voltage Operating Temperature Storage Temperature Soldering Temperature * This is a stress rating only and functional operation of the device ...

Page 9

ANALOG RESISTOR CHARACTERISTICS (- + PARAMETER End-to-End Resistor Tolerance Absolute Linearity Relative Linearity -3 dB Cutoff Frequency Temperature Coefficient CAPACITANCE PARAMETER Input Capacitance Output Capacitance AC ELECTRICAL CHARACTERISTICS PARAMETER CLK Frequency Width of CLK Pulse Data ...

Page 10

Relative linearity is used to determine the change in voltage between successive tap positions. Device test limits ±0.5 LSB. 5. Typical values are for T = 25°C and nominal supply voltage cutoff frequency characteristics for ...

Page 11

END OF COMMUNICATION TRANSACTION DIGITAL OUTPUT LOAD SCHEMATIC Figure DS1267 102199 ...

Page 12

TYPICAL SUPPLY CURENT VS. SERIAL CLOCK RATE Figure DS1267 102199 ...

Related keywords