IC DAC 8CH 114DB 192KHZ 48LQFP

CS4382A-CQZ

Manufacturer Part NumberCS4382A-CQZ
DescriptionIC DAC 8CH 114DB 192KHZ 48LQFP
ManufacturerCirrus Logic Inc
CS4382A-CQZ datasheets
 

Specifications of CS4382A-CQZ

Package / Case48-LQFPNumber Of Bits24
Data InterfaceSerialNumber Of Converters8
Voltage Supply SourceAnalog and DigitalPower Dissipation (max)680mW
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Conversion Rate192 KSPSResolution24 bit
Interface TypeSerialOperating Supply Voltage5 V
Operating Temperature Range+ 85 CMaximum Power Dissipation390 mW
Mounting StyleSMD/SMTNumber Of Dac Outputs8
Lead Free Status / RoHS StatusLead free / RoHS CompliantFor Use With598-1524 - BOARD EVAL FOR CS4382A DAC
Settling Time-Other names598-1061
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
Page 20/50

Download datasheet (982Kb)Embed
PrevNext
VLS
PCM
Digital
Audio
Source
+1.8 V to +5 V
DSD
Audio
Source
Stand-Alone
Configuration
+1.8 V to +5 V
Figure 6. Typical Connection Diagram, Hardware Mode
20
+2.5 V
+
1 µF
0.1 µF
4
32
VD
VA
AOUTA1+
47 K Ω
DSD
Note
AOUTA1-
AOUTB1+
220 Ω
6
AOUTB1-
MCLK
7
LRCK
9
SCLK
MUTEC1
8
SDIN1
11
SDIN2
13
AOUTA2+
SDIN3
14
AOUTA2-
SDIN4
470 Ω
AOUTB2+
43
AOUTB2-
VLS
CS4382A
0.1 µF
AOUTA3+
AOUTA3-
470 Ω
3
DSDA1
2
AOUTB3+
DSDB1
1
AOUTB3-
DSDA2
48
DSDB2
47
AOUTA4+
DSDA3
46
AOUTA4-
DSDB3
45
DSDA4
44
AOUTB4+
DSDB4
DSD
AOUTB4-
Note
Optional
47 KΩ
42
MUTEC234
M3(DSD_SCLK)
15
M2
16
M1
Mode
17
M0
19
RST
18
VLC
0.1 µF
GND
GND
5
31
CS4382A
+5 V
+
0.1 µF
1 µF
39
Analog Conditioning
40
and Muting
38
Analog Conditioning
37
and Muting
Mute
41
Drive
35
Analog Conditioning
36
and Muting
34
Analog Conditioning
33
and Muting
29
Analog Conditioning
30
and Muting
28
Analog Conditioning
27
and Muting
25
Analog Conditioning
26
and Muting
24
Analog Conditioning
23
and Muting
22
Mute
Drive
20
FILT+
+
21
VQ
0.1 µ F
47 µF
0.1 µ F
1 µF
+
TST
10, 12
DSD
Note
: For DSD operation:
1) LRCK must be tied to VLS and
remain static high.
2) M3 PCM stand-alone configuration
pin becomes DSD_SCLK
DS618F2