IC DAC 8CH 114DB 192KHZ 48LQFP

CS4382A-CQZ

Manufacturer Part NumberCS4382A-CQZ
DescriptionIC DAC 8CH 114DB 192KHZ 48LQFP
ManufacturerCirrus Logic Inc
CS4382A-CQZ datasheets
 


Specifications of CS4382A-CQZ

Package / Case48-LQFPNumber Of Bits24
Data InterfaceSerialNumber Of Converters8
Voltage Supply SourceAnalog and DigitalPower Dissipation (max)680mW
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Conversion Rate192 KSPSResolution24 bit
Interface TypeSerialOperating Supply Voltage5 V
Operating Temperature Range+ 85 CMaximum Power Dissipation390 mW
Mounting StyleSMD/SMTNumber Of Dac Outputs8
Lead Free Status / RoHS StatusLead free / RoHS CompliantFor Use With598-1524 - BOARD EVAL FOR CS4382A DAC
Settling Time-Other names598-1061
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
Page 6/50

Download datasheet (982Kb)Embed
PrevNext
1. PIN DESCRIPTION
LRCK(DSD_EN)
Pin Name
#
VD
4
Digital Power (Input) - Positive power supply for the digital section.
5
GND
Ground (Input) - Ground reference. Should be connected to analog ground.
31
MCLK
6
Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
Left Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial
LRCK
7
audio data line. The frequency of the left/right clock must be at the audio sample rate, Fs.
SDIN1
8
SDIN2
11
Serial Audio Data Input (Input) - Input for two’s complement serial audio data.
SDIN3
13
SDIN4
14
SCLK
9
Serial Clock (Input) - Serial clock for the serial audio interface.
Control Port Power (Input) - Determines the required signal level for the Control Port. Refer to the
VLC
18
Recommended Operating Conditions for appropriate voltages.
Reset (Input) - The device enters a low power mode and all internal registers are reset to their default
RST
19
settings when low.
Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
FILT+
20
Requires the capacitive decoupling to analog ground, as shown in the Typical Connection Diagram.
Quiescent Voltage (Output) - Filter connection for internal quiescent voltage. VQ must be capacitively
coupled to analog ground, as shown in the Typical Connection Diagram. The nominal voltage level is
specified in the Analog Characteristics and Specifications section. VQ presents an appreciable source
VQ
21
impedance and any current drawn from this pin will alter device performance. However, VQ can be
used to bias the analog circuitry assuming there is no AC signal component and the DC current is less
than the maximum specified in the Analog Characteristics and Specifications section.
Mute Control (Output) - These pins are intended to be used as a control for external mute circuits to
MUTEC1
41
prevent the clicks and pops that can occur in any single supply system. The use of external mute cir-
MUTEC234
22
cuits are not mandatory but may be desired for designs requiring the absolute minimum in extraneous
clicks and pops.
6
48 47 46 45 44 43 42 41 40 39 38 37
DSDA2
36
1
DSDB1
2
35
DSDA1
3
34
33
VD
4
GND
5
32
MCLK
6
CS4382A
31
7
30
SDIN1
8
29
SCLK
9
28
10
TST
27
SDIN2
11
26
TST
12
25
13 14 15 16 17 18 19 20 21 22 23 24
Pin Description
CS4382A
AOUTA2-
AOUTA2+
AOUTB2+
AOUTB2-
VA
GND
AOUTA3-
AOUTA3+
AOUTB3+
AOUTB3-
AOUTA4-
AOUTA4+
DS618F2