DAC108S085CIMT/NOPB National Semiconductor, DAC108S085CIMT/NOPB Datasheet - Page 15

IC DAC 10BIT OCTAL R-R 16-TSSOP

DAC108S085CIMT/NOPB

Manufacturer Part Number
DAC108S085CIMT/NOPB
Description
IC DAC 10BIT OCTAL R-R 16-TSSOP
Manufacturer
National Semiconductor
Series
PowerWise®r
Datasheet

Specifications of DAC108S085CIMT/NOPB

Settling Time
4.5µs
Number Of Bits
10
Data Interface
Serial
Number Of Converters
8
Voltage Supply Source
Single Supply
Power Dissipation (max)
4.85mW
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP
For Use With
DAC108S085EB - BOARD EVALUATION FOR DAC108S085
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DAC108S085CIMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DAC108S085CIMT/NOPB
Manufacturer:
NSC
Quantity:
1 563
Part Number:
DAC108S085CIMT/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
DAC108S085CIMT/NOPB
0
When the DAC108S085 first powers up, the DAC is in WRM.
In WRM, the registers of each individual DAC channel can be
written to without causing the DAC outputs to be updated.
This is accomplished by setting DB15 to "0", specifying the
DAC register to be written to in DB[14:12], and entering the
new DAC register setting in DB[11:0] (see Table 2).The
DAC108S085 remains in WRM until the mode of operation is
changed to WTM. The mode of operation is changed from
WRM to WTM by setting DB[15:12] to "1001". Once in WTM,
As mentioned previously, the special command operations
can be exercised at any time regardless of the mode of op-
eration. There are three special command operations. The
first command is exercised by setting data bits DB[15:12] to
"1010". This allows a user to update multiple DAC outputs
simultaneously to the values currently loaded in their respec-
tive control registers. This command is valuable if the user
wants each DAC output to be at a different output voltage but
still have all the DAC outputs change to their appropriate val-
ues simultaneously (see Table 3).
The second special command allows the user to alter the DAC
output of channel A with a single write frame. This command
is exercised by setting data bits DB[15:12] to "1011" and data
bits DB[11:0] to the desired control register value. It also has
the added benefit of causing the DAC outputs of the other
channels to update to their current control register values as
well. A user may choose to exercise this command to save a
write sequence. For example, the user may wish to update
several DAC outputs simultaneously, including channel A. In
order to accomplish this task in the minimum number of write
DB15
0
0
0
0
0
0
0
0
DB[15:12]
1 0 1 0
1 0 1 1
1 1 0 0
DB[14:12]
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
X X X X H G F E D C B A
D11 D10 ... D3 D2 X X
D11 D10 ... D3 D2 X X
DB[11:0]
D11 D10 ... D2 X X
D11 D10 ... D2 X X
D11 D10 ... D2 X X
D11 D10 ... D2 X X
D11 D10 ... D2 X X
D11 D10 ... D2 X X
D11 D10 ... D2 X X
D11 D10 ... D2 X X
TABLE 2. Commands Impacted by WRM and WTM
DB[11:0]
TABLE 3. Special Command Operations
Update Select: The DAC outputs of the channels selected with
a "1" in DB[7:0] are updated simultaneously to the values in
their respective control registers.
Channel A Write: Channel A's control register and DAC output
are updated to the data in DB[11:0]. The outputs of the other
seven channels are also updated according to their respective
control register values.
Broadcast: The data in DB[11:0] is written to all channels'
control register and DAC output simultaneously.
15
WRM: D[11:0] written to ChA's data register only
WTM: ChA's output is updated by data in D[11:0]
WRM: D[11:0] written to ChB's data register only
WTM: ChB's output is updated by data in D[11:0]
WRM: D[11:0] written to ChC's data register only
WTM: ChC's output is updated by data in D[11:0]
WRM: D[11:0] written to ChD's data register only
WTM: ChD's output is updated by data in D[11:0]
WRM: D[11:0] written to ChE's data register only
WTM: ChE's output is updated by data in D[11:0]
WRM: D[11:0] written to ChF's data register only
WTM: ChF's output is updated by data in D[11:0]
WRM: D[11:0] written to ChG's data register only
WTM: ChG's output is updated by data in D[11:0]
WRM: D[11:0] written to ChH's data register only
WTM: ChH's output is updated by data in D[11:0]
writing data to a DAC channel's register causes the DAC's
output to be updated as well. Changing a DAC channel's reg-
ister in WTM is accomplished in the same manner as it is done
in WRM. However, in WTM the DAC's register and output are
updated at the completion of the command (see Table 2).
Similarly, the DAC108S085 remains in WTM until the mode
of operation is changed to WRM by setting DB[15:12] to
"1000".
frames, the user would alter the control register values of all
the DAC channels except channel A while operating in WRM.
The last write frame would be used to exercise the special
command "Channel A Write Mode". In addition to updating
channel A's control register and output to a new value, all of
the other channels would be updated as well. At the end of
this sequence of write frames, the DAC108S085 would still
be operating in WRM (see Table 3).
The third special command allows the user to set all the DAC
control registers and outputs to the same level. This com-
mand is commonly referred to as "broadcast" mode since the
same data bits are being broadcast to all of the channels si-
multaneously. This command is exercised by setting data bits
DB[15:12] to "1100" and data bits DB[11:0] to the value that
the user wishes to broadcast to all the DAC control registers.
Once the command is exercised, each DAC output is updated
by the new control register value. This command is frequently
used to set all the DAC outputs to some known voltage such
as 0V, V
can be found in Table 3.
REF
Description of Mode
/2, or Full Scale. A summary of the commands
Description of Mode
www.national.com

Related parts for DAC108S085CIMT/NOPB