IC 20-BIT MONOLITHIC D/A 16-QSOP

DAC1220E

Manufacturer Part NumberDAC1220E
DescriptionIC 20-BIT MONOLITHIC D/A 16-QSOP
ManufacturerTexas Instruments
DAC1220E datasheet
 


Specifications of DAC1220E

Settling Time1.8msNumber Of Bits20
Data InterfaceSerialNumber Of Converters1
Voltage Supply SourceAnalog and DigitalPower Dissipation (max)3.5mW
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Package / Case16-QSOPResolution20 bit
Interface TypeSerial (2-Wire, 3-Wire, SPI)Supply Voltage (max)5.25 V
Supply Voltage (min)4.75 VMaximum Operating Temperature+ 85 C
Mounting StyleSMD/SMTMinimum Operating Temperature- 40 C
For Use With296-17265 - MODULE EVALUATION FOR DAC1220Lead Free Status / RoHS StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Page 6/26

Download datasheet (492Kb)Embed
PrevNext
DAC1220
SBAS082G – FEBRUARY 1998 – REVISED SEPTEMBER
The DAC1220 is a monolithic 20-bit delta-sigma (ΔΣ)
digital-to-analog
converter
(DAC)
applications requiring extremely high precision. The
delta-sigma topology used in the DAC1220 ensures
20-bit monotonicity over the industrial temperature
range. The DAC1220 can also be operated in 16-bit
mode, which gives a faster settling time at the
expense of higher noise.
The core of the DAC1220 consists of an interpolation
filter and a second-order delta-sigma modulator. The
output of the modulator is passed to a first-order
switched-capacitor filter in series with a second-order
continuous-time filter, which generates the output
voltage.
To increase settling time, the DAC1220 can adjust its
filter cutoff frequency when it detects a voltage output
step of greater than approximately 40mV. This
behavior can be disabled.
An onboard self-calibration facility compensates for
internal offset and gain errors. Calibration values may
be stored and loaded externally if desired.
The DAC1220 can be put into a sleep mode, in which
power
consumption
is
cut
by
approximately 0.45mW. In sleep mode, the output is
disconnected.
The DAC1220 is controlled using a synchronous
serial interface, using either two or three wires. The
interface
may
be
operated
unidirectionally; readback is optional.
+5V
4.7 F
Ceramic
(1)
12pF
2.5MHz
(1)
12pF
+5V
4.7 F
Ceramic
NOTES: (1) Depends on crystal and board layout. (2) See text for recommended values.
6
Submit Documentation Feedback
2009......................................................................................................................................
THEORY OF OPERATION
Self-Calibration System
designed
for
The
self-calibration
measures the DAC output and calculates appropriate
gain and offset calibration constants. The output
changes during calibration, but can optionally be
disconnected during the procedure.
Offset calibration is performed by setting the DAC
output voltage to mid-scale and repeatedly comparing
the DAC output to the V
auto-zeroed comparator, which is re-zeroed after
every comparison. The comparator results are
recorded and averaged, two’s complement adjusted,
and placed in the Offset Calibration Register.
Gain calibration is performed in a similar way, except
that
the
internally-generated reference voltage, and the final
register value is calculated differently. The Full-Scale
Calibration Register result represents the gain code
and is not two’s complement adjusted. Changing the
Gain Register value can change the range of
voltages that are output for the same digital codes,
centered on V
BASIC CONNECTIONS
about
1/6
to
A schematic showing basic connections to the
DAC1220 is given in
bidirectionally
or
DV
SCLK
DD
X
SDIO
OUT
X
CS
IN
DGND
AGND
AV
V
DD
REF
DNC
V
OUT
(2)
C
2
C
DNC
C
2
DNC
C
1
Figure 5. DAC1220 Schematic
Product Folder Link(s):
DAC1220
www.ti.com
system
of
the
DAC1220
voltage using an
REF
correction
is
done
against
.
REF
Figure
5.
SPI CLOCK
SPI DATA
From Chip Select or Ground
+2.5V from
Voltage Reference
V
OUT
(2)
1
Copyright © 1998–2009, Texas Instruments Incorporated
an