IC 20-BIT MONOLITHIC D/A 16-QSOP

DAC1220E

Manufacturer Part NumberDAC1220E
DescriptionIC 20-BIT MONOLITHIC D/A 16-QSOP
ManufacturerTexas Instruments
DAC1220E datasheet
 


Specifications of DAC1220E

Settling Time1.8msNumber Of Bits20
Data InterfaceSerialNumber Of Converters1
Voltage Supply SourceAnalog and DigitalPower Dissipation (max)3.5mW
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Package / Case16-QSOPResolution20 bit
Interface TypeSerial (2-Wire, 3-Wire, SPI)Supply Voltage (max)5.25 V
Supply Voltage (min)4.75 VMaximum Operating Temperature+ 85 C
Mounting StyleSMD/SMTMinimum Operating Temperature- 40 C
For Use With296-17265 - MODULE EVALUATION FOR DAC1220Lead Free Status / RoHS StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Page 9/26

Download datasheet (492Kb)Embed
PrevNext
www.ti.com......................................................................................................................................
Timing
The serial interface is synchronous and controlled by the SCLK input. The DAC1220 latches incoming bits on the
falling edge of SCLK, and shifts outgoing bits on the rising edge of SCLK. An external interface should shift
outgoing bits on the rising edge of SCLK, and latch incoming bits on the falling edge of SCLK. The relevant
waveforms are illustrated in the timing diagrams (see
Table 2
through
Table
4.
SYMBOL
DESCRIPTION
f
X
clock frequency
XIN
IN
t
X
clock period
XIN
IN
t
X
clock high
1
IN
t
X
clock low
2
IN
SCLK
SDIO
Table 3. Serial I/O Timing Characteristics
SYMBOL
DESCRIPTION
t
SCLK high
3
t
SCLK low
4
t
Data in valid to SCLK falling edge (setup)
5
t
SCLK falling edge to data in not valid (hold)
6
t
Data out valid to rising edge of SCLK (hold)
7
t
SCLK rising edge to new data out valid (delay)
8
Copyright © 1998–2009, Texas Instruments Incorporated
SBAS082G – FEBRUARY 1998 – REVISED SEPTEMBER 2009
DIGITAL INTERFACE
Figure 7
to
Figure
t
XIN
t
t
1
2
X
IN
Figure 7. X
Clock Timing
IN
Table 2. X
Timing Characteristics
IN
MIN
1
400
0.4 × t
XIN
0.4 × t
XIN
t
3
t
t
4
5
t
6
Figure 8. Serial Input/Output Timing
MIN
5 × t
XIN
5 × t
XIN
40
20
0
Product Folder Link(s):
DAC1220
DAC1220
11). Timing numbers are given in
NOM
MAX
UNITS
2.5
MHz
1000
ns
ns
ns
t
7
t
8
NOM
MAX
UNITS
ns
ns
ns
ns
ns
50
ns
Submit Documentation Feedback
9