AD9760ARU Analog Devices Inc, AD9760ARU Datasheet
AD9760ARU
Specifications of AD9760ARU
Available stocks
Related parts for AD9760ARU
AD9760ARU Summary of contents
Page 1
FEATURES Member of Pin-Compatible TxDAC Product Family 125 MSPS Update Rate 10-Bit Resolution Excellent Spurious Free Dynamic Range Performance SFDR to Nyquist @ 40 MHz Output: 52 dBc Differential Current Outputs Power Dissipation: 175 ...
Page 2
AD9760/AD9760-50–SPECIFICATIONS DC SPECIFICATIONS ( MIN Parameter RESOLUTION 1 DC ACCURACY Integral Linearity Error (INL) Differential Nonlinearity (DNL) MONOTONICITY ANALOG OUTPUT Offset Error Gain Error (Without Internal Reference) Gain Error (With Internal Reference) 2 Full-Scale Output Current Output Compliance ...
Page 3
DYNAMIC SPECIFICATIONS Model Parameter DYNAMIC PERFORMANCE Maximum Output Update Rate (f CLOCK Output Settling Time (t ) (to 0.1%) ST Output Propagation Delay ( Glitch Impulse 1 Output Rise Time (10% to 90%) 1 Output Fall Time (10% ...
Page 4
... Model Max Units AD9760AR +6.5 V +6.5 V AD9760ARU +0.3 V +6.5 V AD9760AR50 DVDD + 0.3 V DVDD + 0.3 V AD9760ARU50 –40°C to +85°C AVDD + 0.3 V AVDD + 0.3 V AD9760-EB AVDD + 0.3 V +0.3 V °C +150 THERMAL CHARACTERISTICS °C +150 Thermal Resistance 28-Lead 300 mil (7.5 mm) SOIC °C +300 θ ...
Page 5
Pin No. Name Description 1 DB9 Most Significant Data Bit (MSB). 2–9 DB8–DB1 Data Bits 1–8. 10 DB0 Least Significant Data Bit (LSB). 11–14 Internal Connection. 15 SLEEP Power-Down Control Input. Active High. Contains active pull-down circuit, ...
Page 6
AD9760 DEFINITIONS OF SPECIFICATIONS Linearity Error (Also Called Integral Nonlinearity or INL) Linearity error is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale. ...
Page 7
Typical AC Characterization Curves @ +5 V Supplies (AVDD = +5 V, DVDD = + mA, 50 OUTFS 90 5MSPS 80 25MSPS 70 50MSPS 100MSPS 60 125MSPS 50 0 100 FREQUENCY – MHz Figure ...
Page 8
AD9760 –70 –75 2ND HARMONIC –80 3RD HARMONIC –85 4TH –90 HARMONIC – 100 120 140 FREQUENCY – MSPS Figure 12. THD vs CLOCK MHz OUT 0.5 0.4 0.3 0.2 ...
Page 9
Typical AC Characterization Curves @ +3 V Supplies (AVDD = +3 V, DVDD = + mA, 50 OUTFS 90 5MSPS 80 25MSPS 70 100MSPS 50MSPS 60 125MSPS 50 0 100 FREQUENCY – MHz Figure ...
Page 10
AD9760 –70 –75 2ND HARMONIC 3RD –80 HARMONIC –85 –90 4TH HARMONIC – 100 120 140 FREQUENCY – MSPS Figure 30. THD vs. f CLOCK MHz OUT 0.5 0.4 0.3 0.2 0.1 ...
Page 11
FUNCTIONAL DESCRIPTION Figure 39 shows a simplified block diagram of the AD9760. The AD9760 consists of a large PMOS current source array that is capable of providing total current. The array is divided into 31 ...
Page 12
AD9760 The differential voltage appearing across I DIFF I is: OUTB ) × – I DIFF OUTA OUTB LOAD Substituting the values OUTA OUTB expressed as: = {(2 DAC CODE ...
Page 13
AVDD 1.2V AD1580 The optimum distortion performance for any reconstructed waveform is obtained with a 0.1 µF external capacitor installed. is fixed for an application, a 0.1 µF ceramic chip Thus REF capacitor is recommended. Also, since the ...
Page 14
AD9760 The enhancement in distortion performance becomes more significant as the frequency content of the reconstructed wave- form increases. This is due to the first order cancellation of various dynamic common-mode distortion mechanisms, digi- tal feedthrough and noise. Performing a ...
Page 15
Note, the clock input could also be driven via a sine wave that is centered around the digital threshold (i.e., DVDD/2), and meets the min/max logic threshold. This will typically result in a slight degradation in the phase noise, that ...
Page 16
AD9760 APPLYING THE AD9760 OUTPUT CONFIGURATIONS The following sections illustrate some typical output configura- tions for the AD9760. Unless otherwise noted assumed that I is set to a nominal 20 mA. For applications requir- OUTFS ing the optimum ...
Page 17
I and R can be selected as long as the positive compli- OUTFS LOAD ance range is adhered to. One additional consideration in this mode is the integral nonlinearity (INL) as discussed in the Ana- log Output section of this ...
Page 18
AD9760 APPLICATIONS Using the AD9760 for QAM Modulation QAM is one of the most widely used digital modulation schemes in digital communication systems. This modulation technique can be found in both FDM spreadspectrum (i.e., CDMA) based systems. A QAM signal ...
Page 19
REV. B Figure 59. Evaluation Board Schematic –19– AD9760 ...
Page 20
AD9760 Figure 60. Silkscreen Layer—Top Figure 61. Component Side PCB Layout (Layer 1) –20– REV. B ...
Page 21
REV. B Figure 62. Ground Plane PCB Layout (Layer 2) Figure 63. Power Plane PCB Layout (Layer 3) –21– AD9760 ...
Page 22
AD9760 Figure 64. Solder Side PCB Layout (Layer 4) Figure 65. Silkscreen Layer—Bottom –22– REV. B ...
Page 23
Thin Shrink Small Outline Package (TSSOP) 0.006 (0.15) 0.002 (0.05) SEATING PLANE REV. B OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead, 300 Mil SOIC (R-28) 0.7125 (18.10) 0.6969 (17.70 0.2992 (7.60) ...