PRIXP425ABD Intel, PRIXP425ABD Datasheet - Page 21

no-image

PRIXP425ABD

Manufacturer Part Number
PRIXP425ABD
Description
Manufacturer
Intel
Datasheet

Specifications of PRIXP425ABD

Core Operating Frequency
533MHz
Package Type
BGA
Pin Count
492
Mounting
Surface Mount
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PRIXP425ABD
Manufacturer:
NXP
Quantity:
660
Part Number:
PRIXP425ABD
Manufacturer:
INT31
Quantity:
2 112
Part Number:
PRIXP425ABD
Manufacturer:
INTEL
Quantity:
3 330
Part Number:
PRIXP425ABD
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
PRIXP425ABDT
Manufacturer:
INTEL
Quantity:
455
Datasheet—Intel
2.1.3
2.1.4
2.1.5
2.1.6
June 2007
Document Number:
The APB interface is also used as an alternate-path interface to the NPEs and is used
for NPE code download and configuration.
MII Interfaces
Two industry-standard, media-independent interface (MII) interfaces are integrated
into most of the IXP42X product line and IXC1100 control plane processors with
separate media-access controllers and independent network processing engines. (See
Table 4 on page
The independent NPEs and MACs allow parallel processing of data traffic on the MII
interfaces and off-loading of processing required by the Intel XScale
IXP42X product line and IXC1100 control plane processors are compliant with the IEEE,
802.3 specification.
In addition to two MII interfaces, the IXP42X product line and IXC1100 control plane
processors include a single management data interface that is used to configure and
control PHY devices that are connected to the MII interface.
UTOPIA Level 2
The integrated, UTOPIA Level 2 interface works with a network processing engine, for
several of the IXP42X product line and IXC1100 control plane processors. (See
on page
The UTOPIA Level 2 interface supports a single- or a multiple-physical-interface
configuration with cell-level or octet-level handshaking. The network processing engine
handles segmentation and reassembly of ATM cells, CRC checking/generation, and
transfer of data to/from memory. This allows parallel processing of data traffic on the
UTOPIA Level 2 interface, off-loading processor overhead required by the Intel XScale
processor.
The IXP42X product line and IXC1100 control plane processors are compliant with the
ATM Forum, UTOPIA Level-2 Specification, Revision 1.0.
USB Interface
The integrated USB 1.1 interface is a device-only controller. The interface supports
full-speed operation and 16 endpoints and includes an integrated transceiver.
There are:
PCI Controller
The IXP42X product line and IXC1100 control plane processors’ PCI controller is
compatible with the PCI Local Bus Specification, Rev. 2.2. The PCI interface is 32-bit
compatible bus and capable of operating as either a host or an option (that is, not the
Host) For more information on PCI Controller support and configuration see the Intel
IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
Developer’s Manual.
®
• Six isochronous endpoints (three input and three output)
• One control endpoints
• Three interrupt endpoints
• Six bulk endpoints (three input and three output)
252479-007US
IXP42X product line and IXC1100 control plane processors
19.)
19.)
Intel
®
IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
®
processor. The
Datasheet
Table 4
®
®
21

Related parts for PRIXP425ABD