LMH0070SQ National Semiconductor, LMH0070SQ Datasheet

LMH0070SQ

Manufacturer Part Number
LMH0070SQ
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of LMH0070SQ

Number Of Elements
1
Number Of Receivers
5
Number Of Drivers
1
Input Type
CMOS
Operating Supply Voltage (typ)
3.3V
Differential Input High Threshold Voltage
100mV
Diff. Input Low Threshold Volt
-100mV
Output Type
Serializer
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
48
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMH0070SQE/NOPB
Manufacturer:
NSC
Quantity:
2 250
© 2009 National Semiconductor Corporation
3 Gbps, HD, SD, DVB-ASI SDI Serializer and Cable Driver
with LVDS Interface
General Description
The LMH0340/0040/0070/0050 SDI Serializers are part of
National’s family of FPGA-Attach SER/DES products sup-
porting 5-bit LVDS interfaces with FPGAs. An FPGA Host will
format data with supplied IP such that the output of the
LMH0340 is compliant with the requirements of DVB-ASI,
SMPTE 259M-C, SMPTE 292M and SMPTE 424M stan-
dards. See
ported per device.
The interface between the SER (Serializer) and the FPGA
consists of a 5 bit wide LVDS data bus, an LVDS clock and
an SMBus interface. The LMH0340/0040/0070 SER devices
include an integrated cable driver which is fully compliant with
all of the SMPTE specifications listed above. The LMH0050
has a CML output driver that can drive a differential transmis-
sion line or interface to a cable driver.
The FPGA-Attach SER/DES family is supported by a suite of
IP which allows the design engineer to quickly develop video
applications using the SER/DES products. The SER is pack-
aged in a physically small 48 pin LLP package.
General Block Diagram
TRI-STATE
®
is a registered trademark of National Semiconductor Corporation.
Table 1
for details on which Standards are sup-
300170
LMH0340, LMH0040,
LMH0070, LMH0050
Key Specifications
Features
Applications
Output compliant with SMPTE 424M, SMPTE 292M,
SMPTE 259M-C and DVB-ASI (See Table 1)
Typical power dissipation: 440 mW
30 ps typical output jitter (HD, 3G)
LVDS Interface to Host FPGA
No external VCO or clock ref required
Integrated Variable Output Cable Driver
3.3V SMBus configuration interface
Integrated TXCLK PLL cleans clock noise
Small 48pin LLP package
Industrial Temperature range:-40°C to 85°C
SDI interfaces for:
— Video Cameras
— DVRs
— Video Switchers
— Video Editing Systems
30017001
October 5, 2009
www.national.com

Related parts for LMH0070SQ

LMH0070SQ Summary of contents

Page 1

... IP which allows the design engineer to quickly develop video applications using the SER/DES products. The SER is pack- aged in a physically small 48 pin LLP package. General Block Diagram TRI-STATE ® registered trademark of National Semiconductor Corporation. © 2009 National Semiconductor Corporation LMH0340, LMH0040, LMH0070, LMH0050 Key Specifications ■ ...

Page 2

Pin Descriptions Pin Name Type LVDS Input Interface TX[4:0]+ Input, LVDS TX[4:0]- TXCLK+ Input, LVDS TXCLK- Serial Output Interface TXOUT+ Output, CML TXOUT- Output, CML SMBus Interface SDA I/O, LVCMOS SCK Input, LVCMOS SMB_CS Input, LVCMOS Control and Configuration Pins ...

Page 3

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage (V ) DD3V3 Supply Voltage (V ) DD2V5 LVCMOS input voltage LVCMOS output voltage Recommended Operating Conditions Parameter Supply Voltage (V -GND) DD3V3 Supply Voltage (V ...

Page 4

Symbol Parameter I Input Current IN I Output Short Circuit Current OS LVDS Input Electrical Characteristics Over supply and Operating Temperature ranges unless otherwise specified. Symbol Parameter V Differential Input High threshold TH V Differential Input Low threshold TL R ...

Page 5

SMBus Input Electrical Characteristics Over supply and Operating Temperature ranges unless otherwise specified. Symbol Parameter V Data, Clock Input Low Voltage SIL V Data, Clock Input High Voltage SIH I Current through pull-up resistor or SPULLUP current source V Nominal ...

Page 6

SDI Output Characteristics — LMH0340 / LMH0040 / LMH0070 Over supply and Operating Temperature ranges unless otherwise specified. Symbol Parameter V SDI Output Voltage OD DR SDI Output Datarate t SDI Output Rise Time r t SDI Output Fall Time ...

Page 7

Device Switching Characteristics Over supply and Operating Temperature ranges unless otherwise specified. Symbol Parameter t Device Lock Time TPLD Note 1: “Absolute Maximum Ratings” are limits beyond which the safety of the device cannot be guaranteed not implied ...

Page 8

... SER, the output of the device will be compliant with DVB-ASI, SMPTE 259M-C, SMPTE 292M or SMPTE 424M depending upon the output mode selected. National Semiconductor offers IP in source code format to perform the appropriate formatting of the data, as well as evaluation platforms to assist in the development of target applications ...

Page 9

The output driver automatically adjusts its slew rate depending on the input datarate so that it will be in com- pliance with SMPTE 259M, SMPTE292M or SMPTE 424M as appropriate. In addition to output amplitude and rise/fall time specifications, ...

Page 10

CML Output Interfacing The LMH0050 does not include the internal SMPTE cable driver, as its outputs are CML, include internal 50 Ω pull up resistors, and are intended to drive 100 Ω transmission lines. The LMH0050 outputs may either be ...

Page 11

FIGURE 8. SMBus Configuration 1 — Host to single device FIGURE 9. SMBus Configuration 2 — Host to multiple devices with SMB_CS signals FIGURE 10. SMBus Configuration 3 — Host to multiple devices with multiple SMBus Interfaces 30017015 11 30017016 ...

Page 12

GENERAL PURPOSE I/O PINS GPIO[2:0] The SER has three pins which can be configured to provide direct access to certain register values via a dedicated pin. For example if a particular application required fast action to the condition of the ...

Page 13

Application Information PCB RECOMMENDATIONS The SMPTE Serial specifications have very stringent require- ments for output return loss on drivers. The output return loss will be degraded by non-idealities in the connection between the SER (all variants with the exception of ...

Page 14

FIGURE 13. Typical SMPTE Application Circuit 14 30017006 ...

Page 15

TYPICAL LMH0050 CML APPLICATIONS CIRCUIT A typical application circuit for the LMH0050 is shown in ure 14. The TX interface between the host FPGA and the SER is composed of a 5-bit LVDS Data bus and its LVDS clock. This ...

Page 16

FIGURE 14. Typical LMH0050 CML Application Circuit 16 30017013 ...

Page 17

SERIAL JITTER OPTIMIZATION The SER is capable of very low jitter operation, however it is dependent on the TXCLK provided by the host in order to op- erate, and depending on the quality of the TXCLK provided, the SER output ...

Page 18

Register Descriptions The following table provides details on the device's configu- ration registers. SER Register Detail Table ADD Name Bits 'h 00 device_identificatio The seven MSBs of this register define the SMBus address for the device – the default value ...

Page 19

ADD Name Bits 'h 03 GPIO_1 This register configures GPIO_1. Note, if this pin used as an input, then the output must Configuration be TRI-STATE (bit[0]=’0’) and if used as an output, then the input buffer must ...

Page 20

ADD Name Bits 'h 11 DVB_ASI Idle_A When in DVB-ASI mode, idle characters are inserted into the datastream when there is no valid data to transmit. The idle character default is K28.5 but if desired, that can be redefined via ...

Page 21

ADD Name Bits 'h 27 Event Disable The SER keeps counts of various types of events. These include FIFO over/underflows, and loss of the input signals or clocks. This register allows the user to mask these errors from being counted. ...

Page 22

ADD Name Bits 'h 30 CLK_Delay The three msbs from this register are used to insert a programmable delay into the TXCLK path, if the host FPGA does not provide adequate setup and hold times for the SER, this register ...

Page 23

... Connection Diagram FIGURE 16. Connection Diagram for 48L LLP Package Ordering Information NSID Speed LMH0340SQ LMH0340SQX LMH0340SQE LMH0040SQ LMH0040SQX LMH0040SQE LMH0070SQ SD LMH0070SQX LMH0070SQE LMH0050SQ LMH0050SQX LMH0050SQE Cable Driver Units per T&R SMPTE 1,000 2,500 250 SMPTE 1,000 2,500 250 SMPTE 1,000 2,500 ...

Page 24

Physical Dimensions www.national.com inches (millimeters) unless otherwise noted 48-Lead LLP Plastic Quad Package NS Package Number SQA48A 24 ...

Page 25

Notes 25 www.national.com ...

Page 26

... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...

Related keywords