DAC128S085CIMTX/NOPB National Semiconductor, DAC128S085CIMTX/NOPB Datasheet - Page 13

IC DAC 12BIT 8CH RR OUT 16TSSOP

DAC128S085CIMTX/NOPB

Manufacturer Part Number
DAC128S085CIMTX/NOPB
Description
IC DAC 12BIT 8CH RR OUT 16TSSOP
Manufacturer
National Semiconductor
Series
PowerWise®r
Datasheet

Specifications of DAC128S085CIMTX/NOPB

Settling Time
6µs
Number Of Bits
12
Data Interface
Serial
Number Of Converters
8
Voltage Supply Source
Single Supply
Power Dissipation (max)
4.85mW
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP
For Use With
DAC128S085EB - BOARD EVALUATION FOR DAC128S085
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DAC128S085CIMTX

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DAC128S085CIMTX/NOPB
Manufacturer:
ADI
Quantity:
9 384
Part Number:
DAC128S085CIMTX/NOPB
Manufacturer:
TI
Quantity:
17 505
1.0 Functional Description
1.1 DAC ARCHITECTURE
The DAC128S085 is fabricated on a CMOS process with an
architecture that consists of switches and resistor strings that
are followed by an output buffer. The reference voltages are
externally applied at V
V
For simplicity, a single resistor string is shown in Figure 3.
This string consists of 4096 equal valued resistors with a
switch at each junction of two resistors, plus a switch to
ground. The code loaded into the DAC register determines
which switch is closed, connecting the proper node to the
amplifier. The input coding is straight binary with an ideal out-
put voltage of:
where D is the decimal equivalent of the binary code that is
loaded into the DAC register. D can take on any value be-
tween 0 and 4095. This configuration guarantees that the
DAC is monotonic.
Since all eight DAC channels of the DAC128S085 can be
controlled independently, each channel consists of a DAC
register and a 12-bit DAC. Figure 4 is a simple block diagram
of an individual channel in the DAC128S085. Depending on
the mode of operation, data written into a DAC register causes
the 12-bit DAC output to be updated or an additional com-
mand is required to update the DAC output. Further descrip-
tion of the modes of operation can be found in the Serial
Interface description.
REF2
for DAC channels E through H.
FIGURE 4. Single Channel Block Diagram
FIGURE 3. DAC Resistor String
V
V
OUTA,B,C,D
OUTE,F,G,H
REF1
= V
= V
for DAC channels A through D and
REF1
REF2
x (D / 4096)
x (D / 4096)
30016907
30016969
13
1.2 OUTPUT AMPLIFIERS
The output amplifiers are rail-to-rail, providing an output volt-
age range of 0V to V
even rail-to-rail types, exhibit a loss of linearity as the output
approaches the supply rails (0V and V
reason, linearity is specified over less than the full output
range of the DAC. However, if the reference is less than V
there is only a loss in linearity in the lowest codes.
The output amplifiers are capable of driving a load of 2 kΩ in
parallel with 1500 pF to ground or to V
full-scale outputs for given load currents are available in the
Electrical Characteristics Table.
1.3 REFERENCE VOLTAGE
The DAC128S085 uses dual external references, V
V
E, F, G, H respectively. The reference pins are not buffered
and have an input impedance of 30 kΩ. It is recommended
that V
output impedance. The reference voltage range is 0.5V to
V
1.4 SERIAL INTERFACE
The three-wire interface is compatible with SPI, QSPI and
MICROWIRE, as well as most DSPs and operates at clock
rates up to 40 MHz. A valid serial frame contains 16 falling
edges of SCLK. See the Timing Diagram for information on a
write sequence.
A write sequence begins by bringing the SYNC line low. Once
SYNC is low, the data on the D
bit serial input register on the falling edges of SCLK. To avoid
mis-clocking data into the shift register, it is critical that
SYNC not be brought low on a falling edge of SCLK (see
minimum and maximum setup times for SYNC in the Timing
Characteristics and Figure 5). On the 16th falling edge of
SCLK, the last data bit is clocked into the register. The write
sequence is concluded by bringing the SYNC line high. Once
SYNC is high, the programmed function (a change in the DAC
channel address, mode of operation and/or register contents)
is executed. To avoid mis-clocking data into the shift register,
it is critical that SYNC be brought high between the 16th and
17th falling edges of SCLK (see minimum and maximum hold
times for SYNC in the Timing Characteristics and Figure 5).
If SYNC is brought high before the 15th falling edge of SCLK,
the write sequence is aborted and the data that has been
shifted into the input register is discarded. If SYNC is held low
beyond the 17th falling edge of SCLK, the serial data pre-
sented at D
tion on this mode of operation can be found in the Daisy Chain
Section. In either case, SYNC must be brought high for the
minimum specified time before the next write sequence is ini-
tiated with a falling edge of SYNC.
Since the D
should be idled low between write sequences to minimize
power consumption. On the other hand, SYNC should be
REF2
A
, providing the widest possible output dynamic range.
, that are shared by channels A, B, C, D and channels
REF1
FIGURE 5. CS Setup and Hold Times
and V
IN
IN
will begin to be output on D
buffer draws more current when it is high, it
REF2
A
when the reference is V
be driven by voltage sources with low
IN
line is clocked into the 16-
A
, in this case). For this
A
. The zero-code and
OUT
A
. More informa-
. All amplifiers,
www.national.com
REF1
30016965
and
A
,

Related parts for DAC128S085CIMTX/NOPB