ISO1H802GXT Infineon Technologies, ISO1H802GXT Datasheet
ISO1H802GXT
Specifications of ISO1H802GXT
Related parts for ISO1H802GXT
ISO1H802GXT Summary of contents
Page 1
...
Page 2
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...
Page 3
... Driver for solenoid, relays and resistive loads Description The ISO1H802G is a galvanically isolated 8 bit data interface in PG-DSO-36 package that provides 8 fully protected high-side power switches that are able to handle currents up to 625 mA. An serial µC compatible interface allows to connect the protection IC directly to a µ ...
Page 4
Pin Configuration and Functionality 1.1 Pin Configuration Pin Symbol Function 1 N.C. Not connected 2 VCC Positive 5V logic supply 3 DIS Output disable 4 CS Chip select 5 SCLK Serial Clock 6 SI Serial Data input 7 N.C. ...
Page 5
... DIS that is an asynchronous signal. The input registers are also reset by the DIS signal. The output remains switched off after low-high transient of DIS, till new data is written into the input interface. Current Sink to GNDCC ...
Page 6
Blockdiagram Figure 2 Blockdiagram Datasheet Isolation Galvanic 6 TM ISOFACE ISO1H802G Blockdiagram Version 2.4, 2009-09-16 ...
Page 7
... The input interface is supplied at VCC and the output stage is supplied at Vbb. The different voltage domains can be switched on at different time. The output stage is only enabled once the input stage enters a stable state. 3.3 Output Stage Each channel contains a high-side vertical power FET that is protected by embedded protection functions ...
Page 8
PWM (selective thermal shutdown with restart) to prevent critical chip temperatures. IN VOUT T J Figure 5 Overtemperature detection The following figures show the timing for ...
Page 9
CS makes any transition. The number of clock pulses will be counted during a chip select cycle. The received data will only be accepted, if exactly an integer multiple of 8 clock pulses were counted during CS is active. SI ...
Page 10
... This unit decides wether the transmitted data is valid or not. If four times serial data coming from the internal registers is not accepted the output stages are switched off until the next valid data is received. Datasheet 10 ...
Page 11
Serial Interface Timing CS SCLK n+7 n n-1 Figure 10 Serial interface t CS CSS SCLK MSB In Figure 11 Serial input timing diagram CS SCLK SO MSB Out Figure 12 Serial output ...
Page 12
... Continuous voltage at pin DIS Continuous voltage at pin SO Continuous voltage at reserved pin Load current (short-circuit current) Reverse current through GNDbb Operating Temperature Storage Temperature 2) Power Dissipation Inductive load switch-off energy dissipation pulse 125° 0.625A j L one channel active all channel simultaneously active (each channel) 3) ...
Page 13
... The turn-on and turn-off time includes the switching time of the high-side switch and the transmission time via the coreless transformer in normal operating mode. During a failure on the coreless transformer transmission turn-on or turn-off time can increase 50µs. ...
Page 14
... Repetitive short circuit current limit (see timing diagrams two parallel channels: four parallel channels: Output clamp (inductive load switch off OUT bb ON(CL) Overvoltage protection Thermal overload trip temperature 3) Thermal hysteresis 1) Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. ...
Page 15
... L 1) The time includes the turn-on/off time of the high-side switch and the transmission time via the coreless transformer Pin DIS is set to low the outputs are set to low; after DIS set to high a new write cycle is necessary to set the output again. 3) The parameter is not subject to production test - verified by design/characterization ...
Page 16
SPI Timing Parameter -25 ... 125°C, V =15...30V unless otherwise specified Serial clock frequency Serial clock period (1/fclk) CS Setup time (falling edge falling edge of SCLK) CS Hold time ...
Page 17
... Minimum Internal Gap 1) not subject to production test, verified by characterization; Production Test with 1100V, 100ms duration Approvals: UL508, CSA C22.2 NO.14 Certificate Number: 20090514-E329661 4.11 Reliability For Qualification Report please contact your local Infineon Technologies office! Datasheet Value 500 ISO 1250 2.6 2 ...
Page 18
Package Outlines PG-DSO-36 (Plastic Dual Small Outline Package) Index Marking 1) Does not include plastic or metal protrusion of 0.15 max. per side Figure 13 PG-DSO-36 Datasheet 1.1 ±0.1 15.74 ±0.1 (Heatslug) 0.65 36x +0.13 0.25 0. ...
Page 19
Datasheet 19 TM ISOFACE ISO1H802G Package Outlines Version 2.4, 2009-09-16 ...
Page 20
Datasheet 20 TM ISOFACE ISO1H802G Package Outlines Version 2.4, 2009-09-16 ...
Page 21
Datasheet 21 TM ISOFACE ISO1H802G Package Outlines Version 2.4, 2009-09-16 ...
Page 22
... Geben Sie uns die Chance, hohe Leistung durch umfassende Qualität zu beweisen. Wir werden Sie überzeugen Published by Infineon Technologies AG Quality takes on an all encompassing significance at Semiconductor Group. bestmöglichen For us it means living up to each and every one of your demands in the best possible way ...