PCM1606E/2K

Manufacturer Part NumberPCM1606E/2K
DescriptionIC DAC 24BIT 6CH 192KHZ 20-SSOP
ManufacturerTexas Instruments
PCM1606E/2K datasheet
 


Specifications of PCM1606E/2K

Number Of Bits24Data InterfaceSerial
Number Of Converters6Voltage Supply SourceAnalog and Digital
Power Dissipation (max)360mWOperating Temperature-25°C ~ 85°C
Mounting TypeSurface MountPackage / Case20-SSOP
Lead Free Status / RoHS StatusLead free / RoHS CompliantSettling Time-
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Page 1/28

Download datasheet (400Kb)Embed
Next
FEATURES
D
24-Bit Resolution
D
Analog Performance:
− Dynamic Range: 103 dB, Typical
− SNR: 103 dB, Typical
− THD+N: 0.004%, Typical
− Full-Scale Output: 3.1 Vp-p, Typical
D
8× Oversampling Interpolation Filter:
− Stopband Attenuation: –55 dB
− Passband Ripple: ±0.03 dB
D
Sampling Frequency:
− 5 kHz to 200 kHz (Channels 1 and 2)
− 5 kHz to 100 kHz (Channels 3, 4, 5, and 6)
D
Accepts 16- and 24-Bit Audio Data
D
2
Data Formats: Standard, I
S, and
Left-Justified, TDM
D
System Clock: 128 f
, 192 f
, 256 f
S
S
512 f
, or 768 f
S
S
D
Digital De-Emphasis for 32 kHz, 44.1 kHz,
48 kHz
D
Power Supply: 5-V Single Supply
D
20 -Lead SSOP Package
APPLICATIONS
D
Integrated A/V Receivers
D
DVD Movie and Audio Players
D
HDTV Receivers
D
Car Audio Systems
D
DVD Add-On Cards for High-End PCs
D
Digital Audio Workstations
D
Other Multichannel Audio Systems
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SLES014B − OCTOBER 2001 − REVISED AUGUST 2002
DESCRIPTION
The PCM1606 is a CMOS monolithic integrated circuit
that
features
six
converters and support circuitry in a small 20-lead
SSOP package. The digital-to-analog converters utilize
Texas Instruments’ enhanced multilevel, delta-sigma
architecture, which employs 2
and 8-level amplitude quantization to achieve excellent
signal-to-noise performance and a high tolerance to
clock jitter.
The PCM1606 accepts industry-standard audio data
formats with 16- to 24-bit audio data. Sampling rates up
to 200 kHz are supported.
, 384 f
,
S
S
DATA1
1
DATA2
2
DATA3
3
FMT1
4
FMT0
5
6
ZEROA
AGND
7
V
5
8
OUT
V
6
9
OUT
V
1
10
OUT
www.ti.com
24-bit
audio
digital-to-analog
nd
-order noise shaping
PCM1606
(TOP VIEW)
20
SCKI
19
BCK
18
LRCK
17
DEMP1
16
DEMP0
15
V
CC
14
V
COM
13
V
4
OUT
12
V
3
OUT
11
V
2
OUT
Copyright  2002, Texas Instruments Incorporated
1

PCM1606E/2K Summary of contents

  • Page 1

    ... D Other Multichannel Audio Systems Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 DESCRIPTION The PCM1606 is a CMOS monolithic integrated circuit ...

  • Page 2

    ... Controller DAC DAC Zero Detect ZEROA V CC www.ti.com ORDERING TRANSPORT MEDIA NUMBER † PCM1606E TUBE PCM1606E/2K Tape and Reel V OUT 1 Output Amp and Low-Pass Filter Output Amp and V OUT 2 Low-Pass Filter V OUT 3 Output Amp and Low-Pass Filter V COM Output Amp and ...

  • Page 3

    TERMINAL I/O I/O NAME PIN AGND 7 — Analog and digital ground BCK 19 I Shift clock input for serial audio data (see Note 2) DATA1 1 I Serial audio data input for V OUT 1 and V OUT 2 ...

  • Page 4

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 electrical characteristics, all specifications at T system clock = 384 f and 24-bit data (unless otherwise noted) S PARAMETER PARAMETER RESOLUTION DATA FORMAT Audio data interface format Audio data bit length Audio ...

  • Page 5

    ... Figure 1 shows the timing requirements for the system clock input. For optimal performance important to use a clock source with low phase jitter and noise. Texas Instruments’ PLL1700 multiclock generator is an excellent choice for providing the PCM1606 system clock source. ...

  • Page 6

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 timing requirements (continued) power-on reset functions The PCM1606 includes a power-on reset function. Figure 2 shows the operation of this function. With the system clock active and V CC initialization sequence requires ...

  • Page 7

    The audio serial interface for the PCM1606 comprises a 5-wire synchronous serial port. It includes LRCK (pin 18), BCK (pin 19), DATA1 (pin 1), DATA2 (pin 2) and DATA3 (pin 3). BCK is the ...

  • Page 8

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 timing requirements (continued) LRCK t (BCH) BCK DATA1, DATA2, DATA3 PARAMETER t (BCY) BCK pulse cycle time t (BCH) BCK high-level time t (BCL) BCK low-level time t (BL) BCK rising edge ...

  • Page 9

    BCK t (BCKH) Bit clock pulse duration HIGH t (BCKL) Bit clock pulse duration LOW † 1/128 1/256 and 1/512 Figure 4. Bit Clock Timing for TDM Format ...

  • Page 10

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 timing requirements (continued) (1) Standard Data Format; L-Channel = HIGH, R-Channel = LOW LRCK BCK (= 16-Bit Right-Justified, BCK = ...

  • Page 11

    TDM Data Format BCK = 256 f S Channel 1 LRCK 32 BCK BCK LOW Fix MSB LSB BCK = 128 f S Channel 1 LRCK 32 BCK BCK 1 ...

  • Page 12

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 functional description (continued) de-emphasis control The de-emphasis control can be selected by DEMP1 (pin 17) and DEMP0 (pin 16). See Table 5. DEMT1 (pin 17) analog outputs The PCM1606 includes six independent ...

  • Page 13

    V output COM One unbuffered common-mode voltage output pin, V pin is nominally biased voltage level equal to V voltage follower is required for buffering purposes. Figure 8 shows an example of using the ...

  • Page 14

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 TYPICAL CHARACTERISTICS—DIGITAL FILTER AMPLITUDE vs FREQUENCY 44.1 kHz − 25°C De-emphasis Off −40 −60 −80 −100 −120 −140 0 1 ...

  • Page 15

    TYPICAL CHARACTERISTICS—DIGITAL FILTER DE-EMPHASIS LEVEL vs FREQUENCY 0 −1 −2 −3 −4 −5 −6 −7 −8 −9 − − Frequency − kHz Figure 13 DE-EMPHASIS LEVEL vs FREQUENCY 0 −1 −2 −3 ...

  • Page 16

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 TYPICAL CHARACTERISTICS—ANALOG DYNAMIC PERFORMANCE TOTAL HARMONIC DISTORTION + NOISE vs SUPPLY VOLTAGE 100. 192 kHz 44.1 kHz 128 ...

  • Page 17

    TYPICAL CHARACTERISTICS—ANALOG DYNAMIC PERFORMANCE TOTAL HARMONIC DISTORTION + NOISE vs FREE-AIR TEMPERATURE 100. kHz 44.1 kHz 256 f S 10.00 1 44.1 kHz 384 f S 1.00 0.1 96 kHz ...

  • Page 18

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 TYPICAL CHARACTERISTICS—ANALOG DYNAMIC PERFORMANCE −90-dB OUTPUT SPECTRUM 44.1 kHz − 25°C −40 −60 −80 −100 −120 −140 −160 −180 0.0 ...

  • Page 19

    ... A basic connection diagram is shown in Figure 28, with the necessary power supply bypassing and decoupling components. Texas Instruments recommends using the component values shown in Figure 28 for all designs. A typical application diagram is shown in Figure 29. Texas Instruments’ PLL1700 is used to generate the system clock input at SCKI, as well as generating the clock for the audio signal processor. ...

  • Page 20

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 DIGITAL SECTION µC/µ Audio DSP Decoder Buffer PLL1700 SCKO3 } XT1 27-MHz Master Clock † Format and ...

  • Page 21

    ... Because the overall system performance is defined by the quality of the D/A converters and their associated analog output circuitry, high-quality audio op amps are recommended for the active filters. Texas Instruments’ OPA2134 and OPA2353 dual op amps are shown in Figure 30 and Figure 31, and are recommended for use with the PCM1606 ...

  • Page 22

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 PCB layout guidelines A typical PCB layout for the PCM1606 is shown in Figure 32. A ground plane is recommended, with the analog and digital sections being isolated from one another using ...

  • Page 23

    PCB layout guidelines (continued) RF Choke or Ferrite Bead V DD Digital Section key performance parameters measurement This section provides information on how to measure key dynamic performance parameters for the PCM1606. In all cases, a System Two Cascade Plus ...

  • Page 24

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 total harmonic distortion + noise (continued) Digital Generator S/PDIF Output 100% Full-Scale, 24-Bit, 1-kHz Sine Wave † There is little difference in measured THD+N when using the various settings for these filters.. ...

  • Page 25

    Digital Generator S/PDIF Output 0% Full-Scale, Dither Off (SNR) −60 dB FS, 1 kHz Sine Wave (Dynamic Range) † Results without A-Weighting will be approximately 3 dB worse. Figure 35. Test Setup for Dynamic Range ...

  • Page 26

    SLES014B − OCTOBER 2001 − REVISED AUGUST 2002 DB (R-PDSO-G**) 28 PINS SHOWN 0, 2,00 MAX PINS ** DIM A MAX A MIN NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to ...

  • Page 27

    ... PACKAGING INFORMATION (1) Orderable Device Status PCM1606E ACTIVE PCM1606E/2K ACTIVE PCM1606E/2KG4 ACTIVE PCM1606EG4 ACTIVE (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design ...

  • Page 28

    ... Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’ ...