IS43DR16320B-37CBL ISSI, Integrated Silicon Solution Inc, IS43DR16320B-37CBL Datasheet - Page 26

no-image

IS43DR16320B-37CBL

Manufacturer Part Number
IS43DR16320B-37CBL
Description
Manufacturer
ISSI, Integrated Silicon Solution Inc
Type
DDR2 SDRAMr
Datasheet

Specifications of IS43DR16320B-37CBL

Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
500ps
Maximum Clock Rate
533MHz
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
250mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS43DR16320B-37CBLI
Manufacturer:
ISSI
Quantity:
4 461
IS43/46DR86400B, IS43/46DR16320B
Reference Loads, Slew Rates and Slew Rate Derating
1. Reference Load for Timing Measurements
Figure AC Timing Reference Load represents the timing reference load used in defining the relevant timing parameters of the part. It
is not intended to be either a precise representation of the typical system environment or a depiction of the actual load presented
by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system
environment. Manufacturers correlate to their production test conditions (generally a coaxial transmission line terminated at the
tester electronics). This load circuit is also used for output slew rate measurements.
AC Timing Reference Load
The output timing reference voltage level for single ended signals is the crosspoint with VTT. The output timing reference voltage
level for differential signals is the crosspoint of the true (e.g. DQS) and the complement (e.g. DQS#) signal.
2. Slew Rate Measurements
a) Output Slew Rate
Output slew rate is characterized under the test conditions as shown in the figure below.
Output slew rate for falling and rising edges is measured between VTT - 250 mV and VTT + 250 mV for single ended signals. For
differential signals (e.g. DQS – DQS#) output slew rate is measured between DQS – DQS# = - 500 mV and DQS – DQS# = + 500 mV.
Output slew rate is guaranteed by design, but is not necessarily tested on each device.
b) Input Slew Rate
Input slew rate for single ended signals is measured from VREF(DC) to VIH(AC),min for rising edges and from VREF(DC) to VIL(AC),min
for falling edges. For differential signals (e.g. CK – CK#) slew rate for rising edges is measured from CK – CK# = - 250 mV to CK - CK = +
500 mV (+ 250 mV to - 500 mV for falling edges). Test conditions are the same as for timing measurements.
Integrated Silicon Solution, Inc. – www.issi.com –
Rev. E, 01/17/2011
CK, CK#
DUT
DUT
VDDQ
VDDQ
Reference
Timing
Points
RDQS#
RDQS
RDQS
DQS#
DQS
DQS
DQ
DQ
Output
Test Point
25•
25•
VTT=VDDQ/2
VTT=VDDQ/2
26

Related parts for IS43DR16320B-37CBL