CD4013BKNSR Intersil, CD4013BKNSR Datasheet

no-image

CD4013BKNSR

Manufacturer Part Number
CD4013BKNSR
Description
Manufacturer
Intersil
Datasheet

Specifications of CD4013BKNSR

Logic Family
4000
Technology
CMOS
Number Of Bits
2
Number Of Elements
2
Clock-edge Trigger Type
Positive-Edge
Polarity
Invert/Non-Invert
Propagation Delay Time
540ns
Low Level Output Current
4.2mA
High Level Output Current
-4.2mA
Operating Temp Range
-55C to 125C
Operating Temperature Classification
Military
Mounting
Surface Mount
Pin Count
14
Lead Free Status / Rohs Status
Compliant
December 1992
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Features
• High-Voltage Type (20V Rating)
• Set-Reset Capability
• Static Flip-Flop Operation - Retains State Indefinitely
• Medium-Speed Operation - 16 MHz (typ.) Clock Toggle
• Standardized Symmetrical Output Characteristics
• 100% Tested for Quiescent Current at 20V
• Maximum Input Current of 1 A at 18V Over Full Pack-
• Noise Margin (Over Full Package Temperature Range):
• 5V, 10V and 15V Parametric Ratings
• Meets All Requirements of JEDEC Tentative Standard
Applications
• Registers
• Counters
• Control Circuits
Description
CD4013BMS consists of two identical, independent data
type flip-flops. Each flip-flop has independent data, set,
reset, and clock inputs and Q and Q outputs. These devices
can be used for shift register applications, and, by
connecting Q output to the data input, for counter and toggle
applications. The logic level present at the D input is
transferred to the Q output during the positive going
transition of the clock pulse. Setting or resetting is
independent of the clock and is accomplished by a high level
on the set or reset line, respectively.
The CD4013BMS is supplied in these 14 lead outline pack-
ages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
With Clock Level Either “High” Or “Low”
Rate at 10V
age Temperature Range; 100nA at 18V and +25
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
H3W
H4Q
H1B
o
C
7-62
Pinout
Functional Diagram
CD4013BMS
CLOCK 1
RESET 1
CMOS Dual ‘D’-Type Flip-Flop
CLOCK 1
CLOCK 2
RESET 1
RESET 2
SET 1
VSS
SET 1
SET 2
Q1
Q1
D1
D1
D2
1
2
3
4
5
6
7
11
10
6
5
3
4
8
9
F/F1
F/F2
VDD
VSS
14
13
12
10
11
9
8
14
7
2
1
12
13
VDD
Q2
Q2
CLOCK 2
RESET 2
D2
SET 2
File Number
Q1
Q1
Q2
Q2
3080

Related parts for CD4013BKNSR

CD4013BKNSR Summary of contents

Page 1

... The CD4013BMS is supplied in these 14 lead outline pack- ages: Braze Seal DIP H4Q Frit Seal DIP H1B Ceramic Flatpack H3W CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999 CD4013BMS CMOS Dual ‘D’-Type Flip-Flop Pinout CLOCK 1 ...

Page 2

Absolute Maximum Ratings DC Supply Voltage Range, (VDD -0.5V to +20V (Voltage Referenced to VSS Terminals) Input Voltage Range, All Inputs . . . . ...

Page 3

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL CONDITIONS (NOTE 1, 2) Propagation Delay TPHL1 VDD = 5V, VIN = VDD or GND Clock TPLH1 Propagation Delay TPHL2 VDD = 5V, VIN = VDD or GND Set ...

Page 4

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL Output Current (Source) IOH15 VDD =15V, VOUT = 13.5V Input Voltage Low VIL VDD = 10V, VOH > 9V, VOL < 1V Input Voltage High VIH VDD = 10V, VOH > 9V, VOL ...

Page 5

TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL N Threshold Voltage VNTH VDD = 10V, ISS = -10 A Delta P Threshold Voltage VPTH VSS = 0V, IDD = Threshold Voltage VPTH VSS = 0V, IDD ...

Page 6

TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS FUNCTION OPEN GROUND Static Burn- 12, 13 (Note 1) Static Burn- 12, 13 (Note 1) Dynamic Burn 6- (Note 1) Irradiation 1, 2, ...

Page 7

Typical Performance Characteristics AMBIENT TEMPERATURE ( + GATE-TO-SOURCE VOLTAGE (VGS) = 15V 10V DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE 2. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS DRAIN-TO-SOURCE ...

Page 8

Typical Performance Characteristics AMBIENT TEMPERATURE ( + 5ns CL = 50pF SUPPLY VOLTAGE (VDD) (V) FIGURE 8. TYPICAL MAXIMUM CLOCK FREQUENCY vs SUPPLY VOLTAGE ...

Page 9

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Related keywords