ISPLSI 5256VE-125LT128I Lattice, ISPLSI 5256VE-125LT128I Datasheet
ISPLSI 5256VE-125LT128I
Specifications of ISPLSI 5256VE-125LT128I
Related parts for ISPLSI 5256VE-125LT128I
ISPLSI 5256VE-125LT128I Summary of contents
Page 1
... Global OE Pins and One Product Term OE per Macrocell Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. ...
Page 2
... Functional Block Diagram Figure 1. ispLSI 5256VE Functional Block Diagram (144-I/O Option) VCCIO 1 TOE I/O 1 I/O 2 I/O 3 I/O 14 I/O 15 I/O 16 I/O 17 I/O 18 I/O 19 I/O 20 I/O 21 I/O 32 I/O 33 I/O 34 I/O 35 RESET 1. CLK2, CLK3 and TOE signals are shared with I/O signals. Use the table below to determine which I/O is shared by package type ...
Page 3
... Specifications ispLSI 5256VE The ispLSI 5000VE Family features 3.3V, non-volatile in- system programmability for both the logic and the interconnect structures, providing the means to develop truly reconfigurable systems. Programming is achieved through the industry standard IEEE 1149.1-compliant Boundary Scan interface ...
Page 4
... Figure 2. ispLSI 5256VE Block Diagram (144 I/O Version CLK2 I 160 3 160 160 CLK3 I 160 3 160 160 I 160 3 160 160 I 160 3 160 160 68 Specifications ispLSI 5256VE GLB4 GLB5 GLB6 GLB7 I/O GLB3 160 160 160 I/O GLB2 160 160 160 I/O GLB1 ...
Page 5
... 159 PT 158 PT 157 PT 156 PT 155 PT 160 PT 161 PT 162 Specifications ispLSI 5256VE Global PTOE Bus PTSA 5 Macrocell 0 From PTSA To I/O Pad PTSA bypass PTOE PT Clock PT Reset PT Preset Shared PT Clock To GRP Shared PT Reset Global PTOE 0 ... 3 4 Macrocell 1 From PTSA To I/O Pad PTSA bypass ...
Page 6
... Figure 4. ispLSI 5000VE Macrocell PTOE GOE0 GOE1 TOE PT Clock PT Reset Shared PT Reset PT Preset speed/ power Note: Not all macrocells have I/O pads. Specifications ispLSI 5256VE Global PTOE 0 Global PTOE 1 Global PTOE 2 Global PTOE 3 PTSA bypass D PTSA Clk En Shared PT Clock CLK0 Clk ...
Page 7
... RESET (dedicated pin) IO0/TOE (shared pin) Specifications ispLSI 5256VE speed. The clock inversion is available on the remaining CLK1 - CLK3 signals. By sharing the pins with the I/O pins, CLK2 and CLK3 can not only be inverted but are also available for logic implementation through GRP signal routing ...
Page 8
... Figure 6. Boundary Scan Register Circuit for I/O Pins SCANIN BSCAN (from previous Registers cell Shift DR Clock DR Figure 7. Boundary Scan Register Circuit for Input-Only Pins Input Pin SCANIN (from previous Shift DR Clock DR Specifications ispLSI 5256VE HIGHZ EXTEST TOE BSCAN Normal Latches Function EXTEST PROG_MODE Normal Function Update DR Reset 0 SCANOUT ...
Page 9
... BSCAN test Capture register hold time t btuco BSCAN test Update reg, falling edge of clock to valid output t btuoz BSCAN test Update reg, falling edge of clock to output disable t btuov BSCAN test Update reg, falling edge of clock to output enable Specifications ispLSI 5256VE T T btsu bth T btcl ...
Page 10
... CCIO Capacitance (T =25°C,f=1.0 MHz) A SYMBOL PARAMETER C I/O Capacitance 1 C Clock Capacitance 2 C Global Input Capacitance 3 Erase Reprogram Specification PARAMETER ispLSI Erase/Reprogram Cycles Specifications ispLSI 5256VE 0°C to +70°C Commercial -40°C to +85°C Industrial A TYPICAL MINIMUM 10000 10 MIN. MAX. 3.00 3.60 3 ...
Page 11
... Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage OH 1. I/O voltage configuration must be set to VCC. Specifications ispLSI 5256VE Figure 9. Test Load GND to V CCIO min ≤ 1.5ns 10% to 90% 1.5V 1.5V See Figure 9 Device Table 2-0003/5KVE Output * C L includes Test Fixture and Probe Capacitance ...
Page 12
... Bus Hold Low Overdrive Current BHLO I Bus Hold High Overdrive Current BHLH I Bus Hold Trip Points BHT I Current Needed for V VCCIO CCIO 1. Pullup is capable of pulling to a minimum voltage of V Specifications ispLSI 5256VE 1 Over Recommended Operating Conditions CONDITION 100µA CCIO=min 2mA CCIO=min ...
Page 13
... External Switching Characteristics — — — — — — — — — — — Specifications ispLSI 5256VE Over Recommended Operating Conditions — — — — — — — — — — — — — — — — — — — — ...
Page 14
... — — — — — — — — — — — Specifications ispLSI 5256VE Over Recommended Operating Conditions — — — — — — — — — — — — — — — — — — — — — — — ...
Page 15
... Macrocell PT OE Delay t gptoe Global PT OE Delay Note: Internal Timing Parameters are not tested and are for reference only. Refer to Timing Model in this data sheet for further details. Specifications ispLSI 5256VE Over Recommended Operating Conditions -165 MIN MAX MIN MAX MIN – 0.6 – ...
Page 16
... Timing Parameters (continued) BASE PARAMETER ADDER TYPE Routing Adders route Tioi Input Adders t clk1 gclk_in t clk2 gclk_in t clk3 gclk_in 1 Tioo Output Adders t t Slow Slew I/O buf LVTTL_out buf, en, dis LVCMOS25_out buf, en, dis LVCMOS33_out buf, en, dis Tbla Additional Block Loading Adders ...
Page 17
... Timing Model From Feedback t ROUTE t BLA INREG t GCLK_IN CLK t IOI t RST RST t OE GOE In/Out Delays Note: Italicized parameters are delay adders above and beyond default conditions (i.e. GRP load of one GLB, CLK0, high-speed AND Array and VCC I/O option). ...
Page 18
... I CC can be estimated for the ispLSI 5256VE using the following equation: High Speed Mode: ICC = PTs * 0.313 nets * Fmax * 0.00282) Low Power Mode: ICC = PTs * 0.258 nets * Fmax * 0.00282 PTs = Number of Product Terms used in design # of nets = Number of Signals used in device Fmax = Highest Clock Frequency to the device The I CC estimate is based on typical conditions ( ...
Page 19
... If the optional output voltage is not required, this pin must be connected to the Vcc supply. Programmable pull-up resistors and bus-hold latches only draw current from this supply pins are not to be connected to any active signals, VCC or GND. Specifications ispLSI 5256VE Description 19 ...
Page 20
... Pin Configuration ispLSI 5256VE 100-Pin TQFP (0.5mm Lead Pitch / 14.0mm x 14.0mm Body Size GND 6 I VCC GND 14 TMS 15 TCK 16 TDI 17 VCC 18 I/O 0/TOE Specifications ispLSI 5256VE ispLSI 5256VE Top View 20 75 VCC 74 I/O 42 ...
Page 21
... Pin Configuration ispLSI 5256VE 128-Pin TQFP (0.4mm Lead Pitch / 14.0mm x 14.0mm Body Size GND 7 I VCC I GND 17 TMS 18 TCK 19 TDI 20 VCC 21 I/O 0/TOE GND 27 I VCC Specifications ispLSI 5256VE ispLSI 5256VE ...
Page 22
... Signal Configuration ispLSI 5256VE 256-Ball fpBGA (1.0mm Ball Pitch / 17.0mm x 17.0mm Body Size I/O I/O I/O I/O I/O A 113 116 121 125 126 I/O I/O I/O I/O I/O 119/ B 108 115 117 CLK2 124 I/O I/O I/O I 106 114 120 123 ...
Page 23
... Signal Configuration ispLSI 5256VE 272-Ball BGA (1.27mm Ball Pitch / 27.0mm x 27.0mm Body Size I/O I/O I/O I/O 119 114 115 126 CLK2 I/O I/O I 116 121 125 I/O I/O I/O I 111 117 120 123 I/O I GND NC VCC 109 113 I/O I/O ...
Page 24
... INDUSTRIAL ORDERING NUMBER ispLSI 5256VE-125LT100I ispLSI 5256VE-125LT128I ispLSI 5256VE-125LF256I ispLSI 5256VE-125LB272I ispLSI 5256VE-100LT100I ispLSI 5256VE-100LT128I ispLSI 5256VE-100LF256I ispLSI 5256VE-100LB272I ispLSI 5256VE-80LT100I ispLSI 5256VE-80LT128I ispLSI 5256VE-80LF256I ispLSI 5256VE-80LB272I ...