IC 16-BIT D/A CONV. 16-QSOP

DAC1221E

Manufacturer Part NumberDAC1221E
DescriptionIC 16-BIT D/A CONV. 16-QSOP
ManufacturerTexas Instruments
DAC1221E datasheet
 


Specifications of DAC1221E

Settling Time1.8msNumber Of Bits16
Data InterfaceSerialNumber Of Converters1
Voltage Supply SourceAnalog and DigitalPower Dissipation (max)1.6mW
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Package / Case16-QSOPLead Free Status / RoHS StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
Page 1/16

Download datasheet (155Kb)Embed
Next
For most current data sheet and other product
information, visit www.burr-brown.com
DIGITAL-TO-ANALOG CONVERTER
FEATURES
16-BIT MONOTONICITY GUARANTEED
OVER –40 C TO +85 C
LOW POWER: 1.2mW
VOLTAGE OUTPUT
SETTLING TIME: 2ms to 0.012%
MAX LINEARITY ERROR: 30ppm
ON-CHIP CALIBRATION
DESCRIPTION
The DAC1221 is a Digital-to-Analog (D/A) converter
offering 16-bit monotonic performance over the speci-
fied temperature range. It utilizes delta-sigma technol-
ogy to achieve inherently linear performance in a
small package at very low power. The output range is
two times the external reference voltage. On-chip
calibration circuitry dramatically reduces offset and
gain errors.
SDIO
SCLK
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111
Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
© 1999 Burr-Brown Corporation
SBAS113
®
16-Bit Low Power
APPLICATIONS
PROCESS CONTROL
ATE PIN ELECTRONICS
CLOSED-LOOP SERVO-CONTROL
SMART TRANSMITTERS
PORTABLE INSTRUMENTS
VCO CONTROL
The DAC1221 features a synchronous serial interface.
In single converter applications, the serial interface can
be accomplished with just two wires, allowing low-
cost isolation. For multiple converters, a CS signal
allows for selection of the appropriate D/A converter.
The DAC1221 has been designed for closed-loop
control applications in the industrial process control
market, and high resolution applications in the test and
measurement market. It is also ideal for remote appli-
cations, battery-powered instruments, and isolated sys-
tems. The DAC1221 is available in a SSOP-16 package.
X
X
V
IN
OUT
REF
Clock Generator
Microcontroller
Second-Order
First-Order
Instruction Register
Command Register
Modulator
Capacitor Filter
Data Register
Offset Register
Full-Scale Register
Modulator Control
Serial
Interface
CS
DV
DGND
DD
PDS-1519B
1
DAC1221
C
C
C
C
1
2A
2B
3
Second-Order
Switched
Continuous
V
OUT
Time Post Filter
AV
AGND
DD
Printed in U.S.A. May, 2000
DAC1221
®

DAC1221E Summary of contents

  • Page 1

    For most current data sheet and other product information, visit www.burr-brown.com DIGITAL-TO-ANALOG CONVERTER FEATURES 16-BIT MONOTONICITY GUARANTEED OVER – +85 C LOW POWER: 1.2mW VOLTAGE OUTPUT SETTLING TIME: 2ms to 0.012% MAX LINEARITY ERROR: 30ppm ON-CHIP CALIBRATION DESCRIPTION ...

  • Page 2

    ... OUT ( CALPIN = 1 OUT REF (6) CALPIN = –20log OUT DD GND 0.012% 1Hz to 2kHz 1.125 –0 –0.8mA 1.6mA OL User Programmable Normal Mode Sleep Mode 2 = 6.8nF, unless otherwise noted. 3 DAC1221E TYP MAX UNITS 16 Bits 30 ppm of FSR 190 0.015 % 3 ppm • REF 0.25 mA 500 Indefinite 1 ...

  • Page 3

    ... NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of “DAC1221E/2K5” will get a single 2500-piece Tape and Reel. The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’ ...

  • Page 4

    TYPICAL PERFORMANCE CURVES + +3.0V 2.5MHz XIN POWER SUPPLY REJECTION RATIO vs FREQUENCY 100 1000 Frequency (Hz) ...

  • Page 5

    TYPICAL PERFORMANCE CURVES + +3.0V 2.5MHz XIN GAIN ERROR vs TEMPERATURE 0.020 0.015 (can be corrected with calibration) 0.010 0.005 0.000 –0.005 –0.010 –0.015 –50 –25 ...

  • Page 6

    THEORY OF OPERATION The DAC1221 is a precision, high dynamic range, self- calibrating, 16-bit, delta-sigma digital-to-analog converter. It contains a second-order delta-sigma modulator, a first- order switched-capacitor filter, a second-order continuous- time post filter, a microcontroller including the Instruction, Command ...

  • Page 7

    Self Calibration A self-calibration is performed after the bits “01” have been written to the Command Register Operation Mode bits (MD1 and MD0). This initiates a self-calibration on the next clock cycle. The offset correction code is determined by a ...

  • Page 8

    DAC1221 operation mode, settling mode and data format. The Data Input Register (DIR) contains the value for the next conversion. The Offset and Full-Scale Calibration Reg- isters (OCR and FCR) contain data used for correcting the internal conversion value after ...

  • Page 9

    CALPIN (Calibration Pin) Bit—The CALPIN bit deter- mines if the output is isolated or connected during calibration. CALPIN 0 Output Isolated (default) 1 Output Connected CRST (Calibration Reset) Bit—The CRST bit resets the offset and full-scale calibration registers, as shown: ...

  • Page 10

    Full-Scale Calibration Register (FCR) The FCR is a 24-bit register which contains the full-scale correction factor that is applied to the digital input before it is transferred to the modulator. The contents of this register will be the result of ...

  • Page 11

    I/O Recovery If serial communication stops during an instruction or data transfer for longer than 100ms (for f DAC1221 will reset its serial interface. This will not affect the internal registers. The main controller must not continue the transfer after ...

  • Page 12

    SYMBOL f X XIN t XIN Data In Valid to SCLK Falling Edge (Setup SCLK Falling Edge to Data In Not Valid (Hold Data Out Valid After ...

  • Page 13

    SCLK IN7 SDIO FIGURE 9. SDIO Input to Output Transition Timing. Start Writing CS state HIGH LOW External device generates 8 serial clock cycles and transmits instruction register data via SDIO External device generates n serial clock ...

  • Page 14

    LAYOUT POWER SUPPLIES The DAC1221 requires the digital supply (DV greater than the analog supply (AV ) +0.3V. In the majority DD of systems, this means that the analog supply must come up first, followed by the digital supply and ...

  • Page 15

    ... PACKAGING INFORMATION (1) Orderable Device Status DAC1221E ACTIVE DAC1221EG4 ACTIVE (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design ...

  • Page 16

    ... Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’ ...